mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
019df879a9
The DDR SDRAM initialization code has not been mainlined yet, but U-Boot proper should work. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
74 lines
1 KiB
Text
74 lines
1 KiB
Text
/*
|
|
* Device Tree Source for UniPhier PH1-LD6b Reference Board
|
|
*
|
|
* Copyright (C) 2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "uniphier-ph1-ld6b.dtsi"
|
|
/include/ "uniphier-ref-daughter.dtsi"
|
|
|
|
/ {
|
|
model = "UniPhier PH1-LD6b Reference Board";
|
|
compatible = "socionext,ph1-ld6b-ref", "socionext,ph1-ld6b";
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x80000000 0x80000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
stdout-path = &serial0;
|
|
};
|
|
|
|
aliases {
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial2 = &serial2;
|
|
i2c0 = &i2c0;
|
|
i2c1 = &i2c1;
|
|
i2c2 = &i2c2;
|
|
i2c3 = &i2c3;
|
|
i2c4 = &i2c4;
|
|
i2c5 = &i2c5;
|
|
i2c6 = &i2c6;
|
|
};
|
|
};
|
|
|
|
&serial0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
};
|
|
|
|
/* for U-boot only */
|
|
/ {
|
|
soc {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
};
|
|
|
|
&serial0 {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&pinctrl {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&pinctrl_uart0 {
|
|
u-boot,dm-pre-reloc;
|
|
};
|