mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-25 20:43:32 +00:00
05b98ec346
Intel Quark SoC has the same interrupt routing mechanism as the Queensbay platform, only the difference is that PCI devices' INTA/B/C/D are harcoded and cannot be changed freely. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
121 lines
2.5 KiB
Text
121 lines
2.5 KiB
Text
/*
|
|
* Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/mrc/quark.h>
|
|
#include <dt-bindings/interrupt-router/intel-irq.h>
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
model = "Intel Galileo";
|
|
compatible = "intel,galileo", "intel,quark";
|
|
|
|
aliases {
|
|
spi0 = "/spi";
|
|
};
|
|
|
|
config {
|
|
silent_console = <0>;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = &pciuart0;
|
|
};
|
|
|
|
mrc {
|
|
compatible = "intel,quark-mrc";
|
|
flags = <MRC_FLAG_SCRAMBLE_EN>;
|
|
dram-width = <DRAM_WIDTH_X8>;
|
|
dram-speed = <DRAM_FREQ_800>;
|
|
dram-type = <DRAM_TYPE_DDR3>;
|
|
rank-mask = <DRAM_RANK(0)>;
|
|
chan-mask = <DRAM_CHANNEL(0)>;
|
|
chan-width = <DRAM_CHANNEL_WIDTH_X16>;
|
|
addr-mode = <DRAM_ADDR_MODE0>;
|
|
refresh-rate = <DRAM_REFRESH_RATE_785US>;
|
|
sr-temp-range = <DRAM_SRT_RANGE_NORMAL>;
|
|
ron-value = <DRAM_RON_34OHM>;
|
|
rtt-nom-value = <DRAM_RTT_NOM_120OHM>;
|
|
rd-odt-value = <DRAM_RD_ODT_OFF>;
|
|
dram-density = <DRAM_DENSITY_1G>;
|
|
dram-cl = <6>;
|
|
dram-ras = <0x0000927c>;
|
|
dram-wtr = <0x00002710>;
|
|
dram-rrd = <0x00002710>;
|
|
dram-faw = <0x00009c40>;
|
|
};
|
|
|
|
pci {
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
compatible = "intel,pci";
|
|
device_type = "pci";
|
|
|
|
pciuart0: uart@14,5 {
|
|
compatible = "pci8086,0936.00",
|
|
"pci8086,0936",
|
|
"pciclass,070002",
|
|
"pciclass,0700",
|
|
"x86-uart";
|
|
reg = <0x0000a500 0x0 0x0 0x0 0x0
|
|
0x0200a510 0x0 0x0 0x0 0x0>;
|
|
reg-shift = <2>;
|
|
clock-frequency = <44236800>;
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
irq-router@1f,0 {
|
|
reg = <0x0000f800 0 0 0 0>;
|
|
compatible = "intel,irq-router";
|
|
intel,pirq-config = "pci";
|
|
intel,pirq-link = <0x60 8>;
|
|
intel,pirq-mask = <0xdef8>;
|
|
intel,pirq-routing = <
|
|
PCI_BDF(0, 20, 0) INTA PIRQE
|
|
PCI_BDF(0, 20, 1) INTB PIRQF
|
|
PCI_BDF(0, 20, 2) INTC PIRQG
|
|
PCI_BDF(0, 20, 3) INTD PIRQH
|
|
PCI_BDF(0, 20, 4) INTA PIRQE
|
|
PCI_BDF(0, 20, 5) INTB PIRQF
|
|
PCI_BDF(0, 20, 6) INTC PIRQG
|
|
PCI_BDF(0, 20, 7) INTD PIRQH
|
|
PCI_BDF(0, 21, 0) INTA PIRQE
|
|
PCI_BDF(0, 21, 1) INTB PIRQF
|
|
PCI_BDF(0, 21, 2) INTC PIRQG
|
|
>;
|
|
};
|
|
};
|
|
|
|
gpioa {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0 0x20>;
|
|
bank-name = "A";
|
|
};
|
|
|
|
gpiob {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0x20 0x20>;
|
|
bank-name = "B";
|
|
};
|
|
|
|
spi {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "intel,ich-spi";
|
|
spi-flash@0 {
|
|
#size-cells = <1>;
|
|
#address-cells = <1>;
|
|
reg = <0>;
|
|
compatible = "winbond,w25q64", "spi-flash";
|
|
memory-map = <0xff800000 0x00800000>;
|
|
};
|
|
};
|
|
|
|
};
|