mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 06:12:58 +00:00
620118403e
This commit moves source files as follows: arch/arm/cpu/arm920t/at91/* -> arch/arm/mach-at91/arm920t/* arch/arm/cpu/arm926ejs/at91/* -> arch/arm/mach-at91/arm926ejs/* arch/arm/cpu/armv7/at91/* -> arch/arm/mach-at91/armv7/* arch/arm/cpu/at91-common/* -> arch/arm/mach-at91/* Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> Acked-by: Andreas Bießmann <andreas.devel@googlemail.co>
218 lines
6.1 KiB
C
218 lines
6.1 KiB
C
/*
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* (C) Copyright 2009-2011
|
|
* Daniel Gorsulowski <daniel.gorsulowski@esd.eu>
|
|
* esd electronic system design gmbh <www.esd.eu>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/at91_common.h>
|
|
#include <asm/arch/at91_pmc.h>
|
|
#include <asm/arch/gpio.h>
|
|
|
|
/*
|
|
* if CONFIG_AT91_GPIO_PULLUP ist set, keep pullups on on all
|
|
* peripheral pins. Good to have if hardware is soldered optionally
|
|
* or in case of SPI no slave is selected. Avoid lines to float
|
|
* needlessly. Use a short local PUP define.
|
|
*
|
|
* Due to errata "TXD floats when CTS is inactive" pullups are always
|
|
* on for TXD pins.
|
|
*/
|
|
#ifdef CONFIG_AT91_GPIO_PULLUP
|
|
# define PUP CONFIG_AT91_GPIO_PULLUP
|
|
#else
|
|
# define PUP 0
|
|
#endif
|
|
|
|
void at91_serial0_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 26, 1); /* TXD0 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 27, PUP); /* RXD0 */
|
|
writel(1 << ATMEL_ID_USART0, &pmc->pcer);
|
|
}
|
|
|
|
void at91_serial1_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTD, 0, 1); /* TXD1 */
|
|
at91_set_a_periph(AT91_PIO_PORTD, 1, PUP); /* RXD1 */
|
|
writel(1 << ATMEL_ID_USART1, &pmc->pcer);
|
|
}
|
|
|
|
void at91_serial2_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTD, 2, 1); /* TXD2 */
|
|
at91_set_a_periph(AT91_PIO_PORTD, 3, PUP); /* RXD2 */
|
|
writel(1 << ATMEL_ID_USART2, &pmc->pcer);
|
|
}
|
|
|
|
void at91_seriald_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTC, 30, PUP); /* DRXD */
|
|
at91_set_a_periph(AT91_PIO_PORTC, 31, 1); /* DTXD */
|
|
writel(1 << ATMEL_ID_SYS, &pmc->pcer);
|
|
}
|
|
|
|
#if defined(CONFIG_HAS_DATAFLASH) || defined(CONFIG_ATMEL_SPI)
|
|
void at91_spi0_hw_init(unsigned long cs_mask)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_b_periph(AT91_PIO_PORTA, 0, PUP); /* SPI0_MISO */
|
|
at91_set_b_periph(AT91_PIO_PORTA, 1, PUP); /* SPI0_MOSI */
|
|
at91_set_b_periph(AT91_PIO_PORTA, 2, PUP); /* SPI0_SPCK */
|
|
|
|
/* Enable clock */
|
|
writel(1 << ATMEL_ID_SPI0, &pmc->pcer);
|
|
|
|
if (cs_mask & (1 << 0)) {
|
|
at91_set_b_periph(AT91_PIO_PORTA, 5, 1);
|
|
}
|
|
if (cs_mask & (1 << 1)) {
|
|
at91_set_b_periph(AT91_PIO_PORTA, 3, 1);
|
|
}
|
|
if (cs_mask & (1 << 2)) {
|
|
at91_set_b_periph(AT91_PIO_PORTA, 4, 1);
|
|
}
|
|
if (cs_mask & (1 << 3)) {
|
|
at91_set_b_periph(AT91_PIO_PORTB, 11, 1);
|
|
}
|
|
if (cs_mask & (1 << 4)) {
|
|
at91_set_pio_output(AT91_PIO_PORTA, 5, 1);
|
|
}
|
|
if (cs_mask & (1 << 5)) {
|
|
at91_set_pio_output(AT91_PIO_PORTA, 3, 1);
|
|
}
|
|
if (cs_mask & (1 << 6)) {
|
|
at91_set_pio_output(AT91_PIO_PORTA, 4, 1);
|
|
}
|
|
if (cs_mask & (1 << 7)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 11, 1);
|
|
}
|
|
}
|
|
|
|
void at91_spi1_hw_init(unsigned long cs_mask)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTB, 12, PUP); /* SPI1_MISO */
|
|
at91_set_a_periph(AT91_PIO_PORTB, 13, PUP); /* SPI1_MOSI */
|
|
at91_set_a_periph(AT91_PIO_PORTB, 14, PUP); /* SPI1_SPCK */
|
|
|
|
/* Enable clock */
|
|
writel(1 << ATMEL_ID_SPI1, &pmc->pcer);
|
|
|
|
if (cs_mask & (1 << 0)) {
|
|
at91_set_a_periph(AT91_PIO_PORTB, 15, 1);
|
|
}
|
|
if (cs_mask & (1 << 1)) {
|
|
at91_set_a_periph(AT91_PIO_PORTB, 16, 1);
|
|
}
|
|
if (cs_mask & (1 << 2)) {
|
|
at91_set_a_periph(AT91_PIO_PORTB, 17, 1);
|
|
}
|
|
if (cs_mask & (1 << 3)) {
|
|
at91_set_a_periph(AT91_PIO_PORTB, 18, 1);
|
|
}
|
|
if (cs_mask & (1 << 4)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 15, 1);
|
|
}
|
|
if (cs_mask & (1 << 5)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 16, 1);
|
|
}
|
|
if (cs_mask & (1 << 6)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 17, 1);
|
|
}
|
|
if (cs_mask & (1 << 7)) {
|
|
at91_set_pio_output(AT91_PIO_PORTB, 18, 1);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_GENERIC_ATMEL_MCI)
|
|
void at91_mci_hw_init(void)
|
|
{
|
|
/* Enable mci clock */
|
|
struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC;
|
|
writel(1 << ATMEL_ID_MCI1, &pmc->pcer);
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 6, PUP); /* MCI1_CK */
|
|
|
|
#if defined(CONFIG_ATMEL_MCI_PORTB)
|
|
at91_set_a_periph(AT91_PIO_PORTA, 21, PUP); /* MCI1_CDB */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 22, PUP); /* MCI1_DB0 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 23, PUP); /* MCI1_DB1 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 24, PUP); /* MCI1_DB2 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 25, PUP); /* MCI1_DB3 */
|
|
#else
|
|
at91_set_a_periph(AT91_PIO_PORTA, 7, PUP); /* MCI1_CDA */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 8, PUP); /* MCI1_DA0 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 9, PUP); /* MCI1_DA1 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 10, PUP); /* MCI1_DA2 */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 11, PUP); /* MCI1_DA3 */
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_MACB
|
|
void at91_macb_hw_init(void)
|
|
{
|
|
at91_set_a_periph(AT91_PIO_PORTE, 21, 0); /* ETXCK_EREFCK */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 25, 0); /* ERXDV */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 25, 0); /* ERX0 */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 26, 0); /* ERX1 */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 27, 0); /* ERXER */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 28, 0); /* ETXEN */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 23, 0); /* ETX0 */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 24, 0); /* ETX1 */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 30, 0); /* EMDIO */
|
|
at91_set_a_periph(AT91_PIO_PORTE, 29, 0); /* EMDC */
|
|
|
|
#ifndef CONFIG_RMII
|
|
at91_set_a_periph(AT91_PIO_PORTE, 22, 0); /* ECRS */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 26, 0); /* ECOL */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 22, 0); /* ERX2 */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 23, 0); /* ERX3 */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 27, 0); /* ERXCK */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 20, 0); /* ETX2 */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 21, 0); /* ETX3 */
|
|
at91_set_b_periph(AT91_PIO_PORTC, 24, 0); /* ETXER */
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_OHCI_NEW
|
|
void at91_uhp_hw_init(void)
|
|
{
|
|
/* Enable VBus on UHP ports */
|
|
at91_set_pio_output(AT91_PIO_PORTA, 21, 0);
|
|
at91_set_pio_output(AT91_PIO_PORTA, 24, 0);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_AT91_CAN
|
|
void at91_can_hw_init(void)
|
|
{
|
|
at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC;
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTA, 13, 0); /* CAN_TX */
|
|
at91_set_a_periph(AT91_PIO_PORTA, 14, 1); /* CAN_RX */
|
|
|
|
/* Enable clock */
|
|
writel(1 << ATMEL_ID_CAN, &pmc->pcer);
|
|
}
|
|
#endif
|