mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 19:28:36 +00:00
132 lines
4.8 KiB
ArmAsm
132 lines
4.8 KiB
ArmAsm
/*
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <ppc_asm.tmpl>
|
|
#include <config.h>
|
|
|
|
/* General */
|
|
#define TLB_VALID 0x00000200
|
|
|
|
/* Supported page sizes */
|
|
|
|
#define SZ_1K 0x00000000
|
|
#define SZ_4K 0x00000010
|
|
#define SZ_16K 0x00000020
|
|
#define SZ_64K 0x00000030
|
|
#define SZ_256K 0x00000040
|
|
#define SZ_1M 0x00000050
|
|
#define SZ_16M 0x00000070
|
|
#define SZ_256M 0x00000090
|
|
|
|
/* Storage attributes */
|
|
#define SA_W 0x00000800 /* Write-through */
|
|
#define SA_I 0x00000400 /* Caching inhibited */
|
|
#define SA_M 0x00000200 /* Memory coherence */
|
|
#define SA_G 0x00000100 /* Guarded */
|
|
#define SA_E 0x00000080 /* Endian */
|
|
|
|
/* Access control */
|
|
#define AC_X 0x00000024 /* Execute */
|
|
#define AC_W 0x00000012 /* Write */
|
|
#define AC_R 0x00000009 /* Read */
|
|
|
|
/* Some handy macros */
|
|
|
|
#define EPN(e) ((e) & 0xfffffc00)
|
|
#define TLB0(epn,sz) ( (EPN((epn)) | (sz) | TLB_VALID ) )
|
|
#define TLB1(rpn,erpn) ( ((rpn)&0xfffffc00) | (erpn) )
|
|
#define TLB2(a) ( (a)&0x00000fbf )
|
|
|
|
#define tlbtab_start\
|
|
mflr r1 ;\
|
|
bl 0f ;
|
|
|
|
#define tlbtab_end\
|
|
.long 0, 0, 0 ; \
|
|
0: mflr r0 ; \
|
|
mtlr r1 ; \
|
|
blr ;
|
|
|
|
#define tlbentry(epn,sz,rpn,erpn,attr)\
|
|
.long TLB0(epn,sz),TLB1(rpn,erpn),TLB2(attr)
|
|
|
|
|
|
/**************************************************************************
|
|
* TLB TABLE
|
|
*
|
|
* This table is used by the cpu boot code to setup the initial tlb
|
|
* entries. Rather than make broad assumptions in the cpu source tree,
|
|
* this table lets each board set things up however they like.
|
|
*
|
|
* Pointer to the table is returned in r1
|
|
*
|
|
*************************************************************************/
|
|
|
|
.section .bootpg,"ax"
|
|
.globl tlbtab
|
|
|
|
tlbtab:
|
|
tlbtab_start
|
|
|
|
#if (CFG_LARGE_FLASH == 0xffc00000) /* if booting from large flash */
|
|
/* large flash */
|
|
tlbentry( 0xffc00000, SZ_1M, 0xffc00000, 1, AC_R|AC_W|AC_X|SA_G|SA_I|SA_W )
|
|
tlbentry( 0xffd00000, SZ_1M, 0xffd00000, 1, AC_R|AC_W|AC_X|SA_G|SA_I|SA_W )
|
|
tlbentry( 0xffe00000, SZ_1M, 0xffe00000, 1, AC_R|AC_W|AC_X|SA_G|SA_I|SA_W )
|
|
tlbentry( 0xfff00000, SZ_1M, 0xfff00000, 1, AC_R|AC_W|AC_X|SA_G|SA_I|SA_W )
|
|
|
|
tlbentry( 0xff800000, SZ_1M, 0xff800000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
tlbentry( 0xff900000, SZ_1M, 0xff900000, 1, AC_R|AC_W|AC_X|SA_G|SA_I|SA_W )
|
|
#else /* else booting from small flash */
|
|
tlbentry( 0xffe00000, SZ_1M, 0xffe00000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
tlbentry( 0xfff00000, SZ_1M, 0xfff00000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
|
|
tlbentry( 0xff800000, SZ_1M, 0xff800000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
tlbentry( 0xff900000, SZ_1M, 0xff900000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
tlbentry( 0xffa00000, SZ_1M, 0xffa00000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
tlbentry( 0xffb00000, SZ_1M, 0xffb00000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
#endif
|
|
|
|
tlbentry( CFG_EPLD_BASE, SZ_256K, 0xff000000, 1, AC_R|AC_W|SA_G|SA_I )
|
|
|
|
#if (CFG_SRAM_BASE != 0) /* if SRAM up high and SDRAM at zero */
|
|
tlbentry( 0x00000000, SZ_256M, 0x00000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
|
|
tlbentry( 0x10000000, SZ_256M, 0x10000000, 0, AC_R|AC_W|AC_X|SA_G|SA_I )
|
|
#elif (CFG_SMALL_FLASH == 0xff900000) /* else SRAM at 0 */
|
|
tlbentry( 0x00000000, SZ_1M, 0xff800000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
#elif (CFG_SMALL_FLASH == 0xfff00000)
|
|
tlbentry( 0x00000000, SZ_1M, 0xffe00000, 1, AC_R|AC_W|AC_X|SA_G/*|SA_I*/ )
|
|
#else
|
|
#error DONT KNOW SRAM LOCATION
|
|
#endif
|
|
|
|
/* internal ram (l2 cache) */
|
|
tlbentry( CFG_ISRAM_BASE, SZ_256K, 0x80000000, 0, AC_R|AC_W|AC_X|SA_I )
|
|
|
|
/* peripherals at f0000000 */
|
|
tlbentry( CFG_PERIPHERAL_BASE, SZ_4K, CFG_PERIPHERAL_BASE, 1, AC_R|AC_W|SA_G|SA_I )
|
|
|
|
/* PCI */
|
|
#if (CONFIG_COMMANDS & CFG_CMD_PCI)
|
|
tlbentry( CFG_PCI_BASE, SZ_256M, 0x00000000, 9, AC_R|AC_W|SA_G|SA_I )
|
|
tlbentry( CFG_PCI_MEMBASE, SZ_256M, 0x10000000, 9, AC_R|AC_W|SA_G|SA_I )
|
|
#endif
|
|
tlbtab_end
|