mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 09:48:16 +00:00
3c74e32a98
o 440GX:
- Fix PCI Indirect access for type 1 config cycles with ppc440.
- Add phymode for 440 enet
- fix pci pre init
o XPedite1K:
- Change board_pre_init to board_early_init_f
- Add user flash to bus controller setup
- Fix pci pre init
- Fix is_pci_host to check GPIO for monarch bit
- Force xpedite1k to pci conventional mode (via #define option)
* Patch by Brad Kemp, 4 Feb 2004:
- handle the machine check that is generated during the PCI scans
on 82xx processors.
- define the registers used in the IMMR by the PCI subsystem.
* Patch by Pierre Aubert, 03 Feb 2004:
cpu/mpc5xxx/start.S: copy MBAR into SPR311
* Patch by Jeff Angielski, 03 Feb 2004:
Fix copy & paste error in cpu/mpc8260/pci.c
* Patch by Reinhard Meyer, 24 Jan 2004:
Fix typo in cpu/mpc5xxx/pci_mpc5200.c
114 lines
4.1 KiB
C
114 lines
4.1 KiB
C
/*
|
|
* (C) Copyright 2000 - 2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __U_BOOT_H__
|
|
#define __U_BOOT_H__
|
|
|
|
/*
|
|
* Board information passed to Linux kernel from U-Boot
|
|
*
|
|
* include/asm-ppc/u-boot.h
|
|
*/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/types.h>
|
|
|
|
typedef struct bd_info {
|
|
unsigned long bi_memstart; /* start of DRAM memory */
|
|
unsigned long bi_memsize; /* size of DRAM memory in bytes */
|
|
unsigned long bi_flashstart; /* start of FLASH memory */
|
|
unsigned long bi_flashsize; /* size of FLASH memory */
|
|
unsigned long bi_flashoffset; /* reserved area for startup monitor */
|
|
unsigned long bi_sramstart; /* start of SRAM memory */
|
|
unsigned long bi_sramsize; /* size of SRAM memory */
|
|
#if defined(CONFIG_5xx) || defined(CONFIG_8xx) || defined(CONFIG_8260) \
|
|
|| defined(CONFIG_E500)
|
|
unsigned long bi_immr_base; /* base of IMMR register */
|
|
#endif
|
|
#if defined(CONFIG_MPC5XXX)
|
|
unsigned long bi_mbar_base; /* base of internal registers */
|
|
#endif
|
|
unsigned long bi_bootflags; /* boot / reboot flag (for LynxOS) */
|
|
unsigned long bi_ip_addr; /* IP Address */
|
|
unsigned char bi_enetaddr[6]; /* Ethernet adress */
|
|
unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
|
|
unsigned long bi_intfreq; /* Internal Freq, in MHz */
|
|
unsigned long bi_busfreq; /* Bus Freq, in MHz */
|
|
#if defined(CONFIG_8260) || defined(CONFIG_MPC8560)
|
|
unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */
|
|
unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */
|
|
unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */
|
|
unsigned long bi_vco; /* VCO Out from PLL, in MHz */
|
|
#endif
|
|
#if defined(CONFIG_MPC5XXX)
|
|
unsigned long bi_ipbfreq; /* IPB Bus Freq, in MHz */
|
|
unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */
|
|
#endif
|
|
unsigned long bi_baudrate; /* Console Baudrate */
|
|
#if defined(CONFIG_405) || \
|
|
defined(CONFIG_405GP) || \
|
|
defined(CONFIG_405CR) || \
|
|
defined(CONFIG_405EP) || \
|
|
defined(CONFIG_440)
|
|
unsigned char bi_s_version[4]; /* Version of this structure */
|
|
unsigned char bi_r_version[32]; /* Version of the ROM (IBM) */
|
|
unsigned int bi_procfreq; /* CPU (Internal) Freq, in Hz */
|
|
unsigned int bi_plb_busfreq; /* PLB Bus speed, in Hz */
|
|
unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
|
|
unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
|
|
#endif
|
|
#if defined(CONFIG_HYMOD)
|
|
hymod_conf_t bi_hymod_conf; /* hymod configuration information */
|
|
#endif
|
|
#if defined(CFG_GT_6426x) || \
|
|
defined(CONFIG_PN62) || \
|
|
defined(CONFIG_PPCHAMELEONEVB) || \
|
|
defined(CONFIG_SXNI855T) || \
|
|
defined(CONFIG_SVM_SC8xx) || \
|
|
defined(CONFIG_MPC8540ADS) || \
|
|
defined(CONFIG_MPC8560ADS) || \
|
|
defined(CONFIG_440_GX)
|
|
/* second onboard ethernet port */
|
|
unsigned char bi_enet1addr[6];
|
|
#endif
|
|
#if defined(CFG_GT_6426x) || defined(CONFIG_SVM_SC8xx) || \
|
|
defined(CONFIG_MPC8540ADS) || defined(CONFIG_MPC8560ADS) || \
|
|
defined(CONFIG_440_GX)
|
|
/* third onboard ethernet port */
|
|
unsigned char bi_enet2addr[6];
|
|
#endif
|
|
#if defined(CONFIG_440_GX)
|
|
unsigned char bi_enet3addr[6];
|
|
#endif
|
|
#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
|
|
unsigned int bi_opbfreq; /* OPB clock in Hz */
|
|
int bi_iic_fast[2]; /* Use fast i2c mode */
|
|
#endif
|
|
#if defined(CONFIG_NX823)
|
|
unsigned char bi_sernum[8];
|
|
#endif
|
|
#if defined(CONFIG_440_GX)
|
|
int bi_phynum[4]; /* Determines phy mapping */
|
|
int bi_phymode[4]; /* Determines phy mode */
|
|
#endif
|
|
} bd_t;
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __U_BOOT_H__ */
|