Prabhakar Kushwaha b7f2bbfff6 armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC ... The QorIQ LS1012A processor, optimized for battery-backed or USB-powered, integrates a single ARM Cortex-A53 core with a hardware packet forwarding engine and high-speed interfaces to deliver line-rate networking performance. This patch add support of LS1012A SoC along with - Update platform & DDR clock read logic as per SVR - Define MMDC controller register set. - Update LUT base address for PCIe - Avoid L3 platform cache compilation - Update USB address, errata - SerDes table - Added CSU IDs for SDHC2, SAI-1 to SAI-4 Signed-off-by: Calvin Johnson <calvin.johnson@nxp.com> Signed-off-by: Makarand Pawagi <makarand.pawagi@mindspeed.com> Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>		2016-06-03 14:12:50 -07:00
..
asm	armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC	2016-06-03 14:12:50 -07:00
debug	arm: debug: replace license blocks with SPDX	2014-10-26 22:22:09 +01:00