mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 18:28:55 +00:00
10db750036
Create an entry for "config USB_XHCI_DWC3" in Kconfig and switch over to it for all boards. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
89 lines
2.3 KiB
C
89 lines
2.3 KiB
C
/*
|
|
* (C) Copyright 2014
|
|
* Texas Instruments Incorporated.
|
|
* Felipe Balbi <balbi@ti.com>
|
|
*
|
|
* Configuration settings for the TI Beagle x15 board.
|
|
* See ti_omap5_common.h for omap5 common settings.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_AM57XX_EVM_H
|
|
#define __CONFIG_AM57XX_EVM_H
|
|
|
|
#define CONFIG_AM57XX
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define CONFIG_IODELAY_RECALIBRATION
|
|
#endif
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
|
|
#define CONFIG_NR_DRAM_BANKS 2
|
|
|
|
#define CONFIG_ENV_SIZE (64 << 10)
|
|
#define CONFIG_ENV_IS_IN_FAT
|
|
#define FAT_ENV_INTERFACE "mmc"
|
|
#define FAT_ENV_DEVICE_AND_PART "0:1"
|
|
#define FAT_ENV_FILE "uboot.env"
|
|
|
|
#define CONSOLEDEV "ttyO2"
|
|
#define CONFIG_SYS_NS16550_COM1 UART1_BASE /* Base EVM has UART0 */
|
|
#define CONFIG_SYS_NS16550_COM2 UART2_BASE /* UART2 */
|
|
#define CONFIG_SYS_NS16550_COM3 UART3_BASE /* UART3 */
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_SYS_OMAP_ABE_SYSCK
|
|
|
|
/* Define the default GPT table for eMMC */
|
|
#define PARTS_DEFAULT \
|
|
"uuid_disk=${uuid_gpt_disk};" \
|
|
"name=rootfs,start=2MiB,size=-,uuid=${uuid_gpt_rootfs}"
|
|
|
|
#include <configs/ti_omap5_common.h>
|
|
|
|
/* Enhance our eMMC support / experience. */
|
|
#define CONFIG_CMD_GPT
|
|
#define CONFIG_EFI_PARTITION
|
|
|
|
/* CPSW Ethernet */
|
|
#define CONFIG_BOOTP_DNS /* Configurable parts of CMD_DHCP */
|
|
#define CONFIG_BOOTP_DNS2
|
|
#define CONFIG_BOOTP_SEND_HOSTNAME
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_SUBNETMASK
|
|
#define CONFIG_NET_RETRY_COUNT 10
|
|
#define CONFIG_DRIVER_TI_CPSW /* Driver for IP block */
|
|
#define CONFIG_MII /* Required in net/eth.c */
|
|
#define CONFIG_PHY_GIGE /* per-board part of CPSW */
|
|
#define CONFIG_PHYLIB
|
|
#define PHY_ANEG_TIMEOUT 8000 /* PHY needs longer aneg time at 1G */
|
|
|
|
#define CONFIG_SUPPORT_EMMC_BOOT
|
|
|
|
/* USB xHCI HOST */
|
|
#define CONFIG_USB_HOST
|
|
#define CONFIG_USB_XHCI_OMAP
|
|
#define CONFIG_USB_STORAGE
|
|
#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
|
|
|
|
#define CONFIG_OMAP_USB_PHY
|
|
#define CONFIG_OMAP_USB3PHY1_HOST
|
|
|
|
/* SATA */
|
|
#define CONFIG_BOARD_LATE_INIT
|
|
#define CONFIG_SCSI
|
|
#define CONFIG_LIBATA
|
|
#define CONFIG_SCSI_AHCI
|
|
#define CONFIG_SCSI_AHCI_PLAT
|
|
#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
|
|
#define CONFIG_SYS_SCSI_MAX_LUN 1
|
|
#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
|
|
CONFIG_SYS_SCSI_MAX_LUN)
|
|
|
|
/* EEPROM */
|
|
#define CONFIG_EEPROM_CHIP_ADDRESS 0x50
|
|
#define CONFIG_EEPROM_BUS_ADDRESS 0
|
|
|
|
#endif /* __CONFIG_AM57XX_EVM_H */
|