mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 08:13:17 +00:00
3ac1a064e7
A385 BootROM fills into bits [31:28] of register 0x182d0 tracing value, which represents in which state BootROM currently is. BootROM fills one of the possible values: 0x2 (CPU initialization), 0x3 (UART detection), 0x6 (UART booting), 0x8 (PCI Express booting), 0x9 (parallel or SPI NOR booting), 0xA (parallel or SPI NAND booting), 0xB (SATA booting) and 0xE (SD / eMMC booting). Meaning of these values matches TRACE_* macros from Marvell soc_spec.h file: https://github.com/MarvellEmbeddedProcessors/u-boot-marvell/blob/u-boot-2013.01-armada-18.06/tools/marvell/doimage_mv/soc_spec.h Signed-off-by: Pali Rohár <pali@kernel.org> Tested-by: Tony Dinh <mibodhi@gmail.com> Tested-by: Martin Rowe <martin.p.rowe@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de>
222 lines
7.4 KiB
C
222 lines
7.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*
|
|
* Header file for the Marvell's Feroceon CPU core.
|
|
*/
|
|
|
|
#ifndef _MVEBU_SOC_H
|
|
#define _MVEBU_SOC_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/bitops.h>
|
|
#endif
|
|
|
|
#define SOC_MV78230_ID 0x7823
|
|
#define SOC_MV78260_ID 0x7826
|
|
#define SOC_MV78460_ID 0x7846
|
|
#define SOC_88F6720_ID 0x6720
|
|
#define SOC_88F6810_ID 0x6810
|
|
#define SOC_88F6820_ID 0x6820
|
|
#define SOC_88F6828_ID 0x6828
|
|
#define SOC_98DX3236_ID 0xf410
|
|
#define SOC_98DX3336_ID 0xf400
|
|
#define SOC_98DX4251_ID 0xfc00
|
|
|
|
/* A375 revisions */
|
|
#define MV_88F67XX_A0_ID 0x3
|
|
|
|
/* A38x revisions */
|
|
#define MV_88F68XX_Z1_ID 0x0
|
|
#define MV_88F68XX_A0_ID 0x4
|
|
#define MV_88F68XX_B0_ID 0xa
|
|
|
|
/* SOC specific definations */
|
|
#define INTREG_BASE 0xd0000000
|
|
#define INTREG_BASE_ADDR_REG (INTREG_BASE + 0x20080)
|
|
#if defined(CONFIG_SPL_BUILD) || defined(CONFIG_ARMADA_3700)
|
|
/*
|
|
* The SPL U-Boot version still runs with the default
|
|
* address for the internal registers, configured by
|
|
* the BootROM. Only the main U-Boot version uses the
|
|
* new internal register base address, that also is
|
|
* required for the Linux kernel.
|
|
*/
|
|
#define SOC_REGS_PHY_BASE 0xd0000000
|
|
#elif defined(CONFIG_ARMADA_8K)
|
|
#define SOC_REGS_PHY_BASE 0xf0000000
|
|
#else
|
|
#define SOC_REGS_PHY_BASE 0xf1000000
|
|
#endif
|
|
#define MVEBU_REGISTER(x) (SOC_REGS_PHY_BASE + x)
|
|
|
|
#define MVEBU_SDRAM_SCRATCH (MVEBU_REGISTER(0x01504))
|
|
#define MVEBU_L2_CACHE_BASE (MVEBU_REGISTER(0x08000))
|
|
#define CFG_SYS_PL310_BASE MVEBU_L2_CACHE_BASE
|
|
#define MVEBU_TWSI_BASE (MVEBU_REGISTER(0x11000))
|
|
#define MVEBU_TWSI1_BASE (MVEBU_REGISTER(0x11100))
|
|
#define MVEBU_MPP_BASE (MVEBU_REGISTER(0x18000))
|
|
#define MVEBU_GPIO0_BASE (MVEBU_REGISTER(0x18100))
|
|
#define MVEBU_GPIO1_BASE (MVEBU_REGISTER(0x18140))
|
|
#define MVEBU_GPIO2_BASE (MVEBU_REGISTER(0x18180))
|
|
#define MVEBU_SYSTEM_REG_BASE (MVEBU_REGISTER(0x18200))
|
|
#define MVEBU_CLOCK_BASE (MVEBU_REGISTER(0x18700))
|
|
#define MVEBU_CPU_WIN_BASE (MVEBU_REGISTER(0x20000))
|
|
#define MVEBU_SDRAM_BASE (MVEBU_REGISTER(0x20180))
|
|
#define MVEBU_TIMER_BASE (MVEBU_REGISTER(0x20300))
|
|
#define MVEBU_REG_PCIE_BASE (MVEBU_REGISTER(0x40000))
|
|
#define MVEBU_AXP_USB_BASE (MVEBU_REGISTER(0x50000))
|
|
#define MVEBU_USB20_BASE (MVEBU_REGISTER(0x58000))
|
|
#define MVEBU_REG_PCIE0_BASE (MVEBU_REGISTER(0x80000))
|
|
#define MVEBU_AXP_SATA_BASE (MVEBU_REGISTER(0xa0000))
|
|
#define MVEBU_SATA0_BASE (MVEBU_REGISTER(0xa8000))
|
|
#define MVEBU_NAND_BASE (MVEBU_REGISTER(0xd0000))
|
|
#define MVEBU_SDIO_BASE (MVEBU_REGISTER(0xd8000))
|
|
#define MVEBU_LCD_BASE (MVEBU_REGISTER(0xe0000))
|
|
#ifdef CONFIG_ARMADA_MSYS
|
|
#define MVEBU_DFX_BASE (MBUS_DFX_BASE)
|
|
#else
|
|
#define MVEBU_DFX_BASE (MVEBU_REGISTER(0xe4000))
|
|
#endif
|
|
|
|
#define SOC_COHERENCY_FABRIC_CTRL_REG (MVEBU_REGISTER(0x20200))
|
|
#define MBUS_ERR_PROP_EN (1 << 8)
|
|
|
|
#define MBUS_BRIDGE_WIN_CTRL_REG (MVEBU_REGISTER(0x20250))
|
|
#define MBUS_BRIDGE_WIN_BASE_REG (MVEBU_REGISTER(0x20254))
|
|
|
|
#define MVEBU_SOC_DEV_MUX_REG (MVEBU_SYSTEM_REG_BASE + 0x08)
|
|
#define NAND_EN BIT(0)
|
|
#define NAND_ARBITER_EN BIT(27)
|
|
|
|
#define ARMADA_XP_PUP_ENABLE (MVEBU_SYSTEM_REG_BASE + 0x44c)
|
|
#define GE0_PUP_EN BIT(0)
|
|
#define GE1_PUP_EN BIT(1)
|
|
#define LCD_PUP_EN BIT(2)
|
|
#define NAND_PUP_EN BIT(4)
|
|
#define SPI_PUP_EN BIT(5)
|
|
|
|
#define MVEBU_CORE_DIV_CLK_CTRL(i) (MVEBU_CLOCK_BASE + ((i) * 0x8))
|
|
#ifdef CONFIG_ARMADA_MSYS
|
|
#define MVEBU_DFX_DIV_CLK_CTRL(i) (MVEBU_DFX_BASE + 0xf8000 + 0x250 + ((i) * 0x4))
|
|
#define NAND_ECC_DIVCKL_RATIO_OFFS 6
|
|
#define NAND_ECC_DIVCKL_RATIO_MASK (0xF << NAND_ECC_DIVCKL_RATIO_OFFS)
|
|
#else
|
|
#define MVEBU_DFX_DIV_CLK_CTRL(i) (MVEBU_DFX_BASE + 0x250 + ((i) * 0x4))
|
|
#endif
|
|
#ifdef CONFIG_ARMADA_MSYS
|
|
#define NAND_ECC_DIVCKL_RATIO_OFFS 6
|
|
#define NAND_ECC_DIVCKL_RATIO_MASK (0xF << NAND_ECC_DIVCKL_RATIO_OFFS)
|
|
#else
|
|
#define NAND_ECC_DIVCKL_RATIO_OFFS 8
|
|
#define NAND_ECC_DIVCKL_RATIO_MASK (0x3F << NAND_ECC_DIVCKL_RATIO_OFFS)
|
|
#endif
|
|
|
|
#define SDRAM_MAX_CS 4
|
|
#define SDRAM_ADDR_MASK 0xFF000000
|
|
|
|
/* MVEBU CPU memory windows */
|
|
#define MVCPU_WIN_CTRL_DATA CPU_WIN_CTRL_DATA
|
|
#define MVCPU_WIN_ENABLE CPU_WIN_ENABLE
|
|
#define MVCPU_WIN_DISABLE CPU_WIN_DISABLE
|
|
|
|
#define COMPHY_REFCLK_ALIGNMENT (MVEBU_REGISTER(0x182f8))
|
|
|
|
/* BootROM error register (also includes some status infos) */
|
|
#define BOOTROM_ERR_REG (MVEBU_REGISTER(0x182d0))
|
|
#define BOOTROM_ERR_MODE_OFFS 28
|
|
#define BOOTROM_ERR_MODE_MASK (0xf << BOOTROM_ERR_MODE_OFFS)
|
|
#define BOOTROM_ERR_MODE_MAIN 0x2
|
|
#define BOOTROM_ERR_MODE_EXEC 0x3
|
|
#define BOOTROM_ERR_MODE_UART 0x6
|
|
#define BOOTROM_ERR_MODE_PEX 0x8
|
|
#define BOOTROM_ERR_MODE_NOR 0x9
|
|
#define BOOTROM_ERR_MODE_NAND 0xA
|
|
#define BOOTROM_ERR_MODE_SATA 0xB
|
|
#define BOOTROM_ERR_MODE_MMC 0xE
|
|
#define BOOTROM_ERR_CODE_OFFS 0
|
|
#define BOOTROM_ERR_CODE_MASK (0xf << BOOTROM_ERR_CODE_OFFS)
|
|
|
|
#if defined(CONFIG_ARMADA_375)
|
|
/* SAR values for Armada 375 */
|
|
#define CFG_SAR_REG (MVEBU_REGISTER(0xe8200))
|
|
#define CFG_SAR2_REG (MVEBU_REGISTER(0xe8204))
|
|
|
|
#define SAR_CPU_FREQ_OFFS 17
|
|
#define SAR_CPU_FREQ_MASK (0x1f << SAR_CPU_FREQ_OFFS)
|
|
|
|
#define BOOT_DEV_SEL_OFFS 3
|
|
#define BOOT_DEV_SEL_MASK (0x3f << BOOT_DEV_SEL_OFFS)
|
|
|
|
#define BOOT_FROM_UART(x) (x == 0x30)
|
|
#define BOOT_FROM_SPI(x) (x == 0x38)
|
|
|
|
#define CFG_SYS_TCLK ((readl(CFG_SAR_REG) & BIT(20)) ? \
|
|
200000000 : 166000000)
|
|
#elif defined(CONFIG_ARMADA_38X)
|
|
/* SAR values for Armada 38x */
|
|
#define CFG_SAR_REG (MVEBU_REGISTER(0x18600))
|
|
|
|
#define SAR_CPU_FREQ_OFFS 10
|
|
#define SAR_CPU_FREQ_MASK (0x1f << SAR_CPU_FREQ_OFFS)
|
|
#define SAR_BOOT_DEVICE_OFFS 4
|
|
#define SAR_BOOT_DEVICE_MASK (0x1f << SAR_BOOT_DEVICE_OFFS)
|
|
|
|
#define BOOT_DEV_SEL_OFFS 4
|
|
#define BOOT_DEV_SEL_MASK (0x3f << BOOT_DEV_SEL_OFFS)
|
|
|
|
#define BOOT_FROM_NOR(x) ((x >= 0x00 && x <= 0x07) || x == 0x16 || x == 0x17 || x == 0x2E || x == 0x2F || (x >= 0x3A && x <= 0x3C))
|
|
#define BOOT_FROM_NAND(x) ((x >= 0x08 && x <= 0x15) || (x >= 0x18 && x <= 0x25))
|
|
#define BOOT_FROM_SPINAND(x) (x == 0x26 || x == 0x27)
|
|
#define BOOT_FROM_UART(x) (x == 0x28 || x == 0x29)
|
|
#define BOOT_FROM_SATA(x) (x == 0x2A || x == 0x2B)
|
|
#define BOOT_FROM_PEX(x) (x == 0x2C || x == 0x2D)
|
|
#define BOOT_FROM_MMC(x) (x == 0x30 || x == 0x31)
|
|
#define BOOT_FROM_SPI(x) (x >= 0x32 && x <= 0x39)
|
|
|
|
#define CFG_SYS_TCLK ((readl(CFG_SAR_REG) & BIT(15)) ? \
|
|
200000000 : 250000000)
|
|
#elif defined(CONFIG_ARMADA_MSYS)
|
|
/* SAR values for MSYS */
|
|
#define CFG_SAR_REG (MBUS_DFX_BASE + 0xf8200)
|
|
#define CFG_SAR2_REG (MBUS_DFX_BASE + 0xf8204)
|
|
|
|
#define SAR_CPU_FREQ_OFFS 18
|
|
#define SAR_CPU_FREQ_MASK (0x7 << SAR_CPU_FREQ_OFFS)
|
|
#define SAR_BOOT_DEVICE_OFFS 11
|
|
#define SAR_BOOT_DEVICE_MASK (0x7 << SAR_BOOT_DEVICE_OFFS)
|
|
|
|
#define BOOT_DEV_SEL_OFFS 11
|
|
#define BOOT_DEV_SEL_MASK (0x7 << BOOT_DEV_SEL_OFFS)
|
|
|
|
#define BOOT_FROM_NAND(x) (x == 0x1)
|
|
#define BOOT_FROM_UART(x) (x == 0x2)
|
|
#define BOOT_FROM_SPI(x) (x == 0x3)
|
|
|
|
#define CFG_SYS_TCLK 200000000 /* 200MHz */
|
|
#elif defined(CONFIG_ARMADA_XP)
|
|
/* SAR values for Armada XP */
|
|
#define CFG_SAR_REG (MVEBU_REGISTER(0x18230))
|
|
#define CFG_SAR2_REG (MVEBU_REGISTER(0x18234))
|
|
|
|
#define SAR_CPU_FREQ_OFFS 21
|
|
#define SAR_CPU_FREQ_MASK (0x7 << SAR_CPU_FREQ_OFFS)
|
|
#define SAR_FFC_FREQ_OFFS 24
|
|
#define SAR_FFC_FREQ_MASK (0xf << SAR_FFC_FREQ_OFFS)
|
|
#define SAR2_CPU_FREQ_OFFS 20
|
|
#define SAR2_CPU_FREQ_MASK (0x1 << SAR2_CPU_FREQ_OFFS)
|
|
#define SAR_BOOT_DEVICE_OFFS 5
|
|
#define SAR_BOOT_DEVICE_MASK (0xf << SAR_BOOT_DEVICE_OFFS)
|
|
|
|
#define BOOT_DEV_SEL_OFFS 5
|
|
#define BOOT_DEV_SEL_MASK (0xf << BOOT_DEV_SEL_OFFS)
|
|
|
|
#define BOOT_FROM_UART(x) (x == 0x2)
|
|
#define BOOT_FROM_SPI(x) (x == 0x3)
|
|
|
|
#define CFG_SYS_TCLK 250000000 /* 250MHz */
|
|
#endif
|
|
|
|
#endif /* _MVEBU_SOC_H */
|