mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
127 lines
3.6 KiB
C
127 lines
3.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2017 Synopsys, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _CONFIG_HSDK_H_
|
|
#define _CONFIG_HSDK_H_
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
/*
|
|
* CPU configuration
|
|
*/
|
|
#define NR_CPUS 4
|
|
#define ARC_PERIPHERAL_BASE 0xF0000000
|
|
#define ARC_DWMMC_BASE (ARC_PERIPHERAL_BASE + 0xA000)
|
|
#define ARC_DWGMAC_BASE (ARC_PERIPHERAL_BASE + 0x18000)
|
|
|
|
/*
|
|
* Memory configuration
|
|
*/
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
|
|
#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
|
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
|
|
#define CONFIG_SYS_SDRAM_SIZE SZ_1G
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN SZ_2M
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_128M
|
|
#define CONFIG_SYS_LOAD_ADDR 0x82000000
|
|
|
|
/*
|
|
* This board might be of different versions so handle it
|
|
*/
|
|
#define CONFIG_BOARD_TYPES
|
|
|
|
/*
|
|
* UART configuration
|
|
*/
|
|
#define CONFIG_DW_SERIAL
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_CLK 33330000
|
|
#define CONFIG_SYS_NS16550_MEM32
|
|
|
|
/*
|
|
* Ethernet PHY configuration
|
|
*/
|
|
#define CONFIG_MII
|
|
|
|
/*
|
|
* USB 1.1 configuration
|
|
*/
|
|
#define CONFIG_USB_OHCI_NEW
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
|
|
|
|
/*
|
|
* Environment settings
|
|
*/
|
|
#define CONFIG_ENV_SIZE SZ_16K
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"core_dccm_0=0x10\0" \
|
|
"core_dccm_1=0x6\0" \
|
|
"core_dccm_2=0x10\0" \
|
|
"core_dccm_3=0x6\0" \
|
|
"core_iccm_0=0x10\0" \
|
|
"core_iccm_1=0x6\0" \
|
|
"core_iccm_2=0x10\0" \
|
|
"core_iccm_3=0x6\0" \
|
|
"core_mask=0xF\0" \
|
|
"dcache_ena=0x1\0" \
|
|
"icache_ena=0x1\0" \
|
|
"non_volatile_limit=0xE\0" \
|
|
"hsdk_hs34=setenv core_mask 0x2; setenv icache_ena 0x0; \
|
|
setenv dcache_ena 0x0; setenv core_iccm_1 0x7; \
|
|
setenv core_dccm_1 0x8; setenv non_volatile_limit 0x0;\0" \
|
|
"hsdk_hs36=setenv core_mask 0x1; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
|
|
setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE;\0" \
|
|
"hsdk_hs36_ccm=setenv core_mask 0x2; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
|
|
setenv core_dccm_1 0x8; setenv non_volatile_limit 0xE;\0" \
|
|
"hsdk_hs38=setenv core_mask 0x1; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
|
|
setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE;\0" \
|
|
"hsdk_hs38_ccm=setenv core_mask 0x2; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
|
|
setenv core_dccm_1 0x8; setenv non_volatile_limit 0xE;\0" \
|
|
"hsdk_hs38x2=setenv core_mask 0x3; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
|
|
setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
|
|
setenv core_iccm_1 0x6; setenv core_dccm_1 0x6;\0" \
|
|
"hsdk_hs38x3=setenv core_mask 0x7; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
|
|
setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
|
|
setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
|
|
setenv core_iccm_2 0x10; setenv core_dccm_2 0x10;\0" \
|
|
"hsdk_hs38x4=setenv core_mask 0xF; setenv icache_ena 0x1; \
|
|
setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
|
|
setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
|
|
setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
|
|
setenv core_iccm_2 0x10; setenv core_dccm_2 0x10; \
|
|
setenv core_iccm_3 0x6; setenv core_dccm_3 0x6;\0"
|
|
|
|
/*
|
|
* Environment configuration
|
|
*/
|
|
#define CONFIG_BOOTFILE "uImage"
|
|
#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
|
|
|
|
/*
|
|
* Misc utility configuration
|
|
*/
|
|
#define CONFIG_BOUNCE_BUFFER
|
|
|
|
/* Cli configuration */
|
|
#define CONFIG_SYS_CBSIZE SZ_2K
|
|
|
|
/*
|
|
* Callback configuration
|
|
*/
|
|
#define CONFIG_BOARD_LATE_INIT
|
|
|
|
#endif /* _CONFIG_HSDK_H_ */
|