mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-08 22:24:32 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
45 lines
1.3 KiB
C
45 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2011
|
|
* Linaro
|
|
* Linus Walleij <linus.walleij@linaro.org>
|
|
* Register definitions for the External Bus Interface (EBI)
|
|
* found in the ARM Integrator AP and CP reference designs
|
|
*/
|
|
|
|
#ifndef __ARM_EBI_H
|
|
#define __ARM_EBI_H
|
|
|
|
#define EBI_BASE 0x12000000
|
|
|
|
#define EBI_CSR0_REG 0x00 /* CS0 = Boot ROM */
|
|
#define EBI_CSR1_REG 0x04 /* CS1 = Flash */
|
|
#define EBI_CSR2_REG 0x08 /* CS2 = SSRAM */
|
|
#define EBI_CSR3_REG 0x0C /* CS3 = Expansion memory */
|
|
/*
|
|
* The four upper bits are the waitstates for each chip select
|
|
* 0x00 = 2 cycles, 0x10 = 3 cycles, ... 0xe0 = 16 cycles, 0xf0 = 16 cycles
|
|
*/
|
|
#define EBI_CSR_WAIT_MASK 0xF0
|
|
/* Whether memory is synchronous or asynchronous */
|
|
#define EBI_CSR_SYNC_MASK 0xF7
|
|
#define EBI_CSR_ASYNC 0x00
|
|
#define EBI_CSR_SYNC 0x08
|
|
/* Whether memory is write enabled or not */
|
|
#define EBI_CSR_WREN_MASK 0xFB
|
|
#define EBI_CSR_WREN_DISABLE 0x00
|
|
#define EBI_CSR_WREN_ENABLE 0x04
|
|
/* Memory bit width for each chip select */
|
|
#define EBI_CSR_MEMSIZE_MASK 0xFC
|
|
#define EBI_CSR_MEMSIZE_8BIT 0x00
|
|
#define EBI_CSR_MEMSIZE_16BIT 0x01
|
|
#define EBI_CSR_MEMSIZE_32BIT 0x02
|
|
|
|
/*
|
|
* The lock register need to be written with 0xa05f before anything in the
|
|
* EBI can be changed.
|
|
*/
|
|
#define EBI_LOCK_REG 0x20
|
|
#define EBI_UNLOCK_MAGIC 0xA05F
|
|
|
|
#endif
|