mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-24 20:13:39 +00:00
e00008939f
In SPL are active memory maps set by the BootROM. Define them in cpu.h file to the correct values. Some peripherals are not mapped at all. Signed-off-by: Pali Rohár <pali@kernel.org>
210 lines
4.3 KiB
C
210 lines
4.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*/
|
|
|
|
#ifndef _MVEBU_CPU_H
|
|
#define _MVEBU_CPU_H
|
|
|
|
#include <asm/system.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#define MVEBU_REG_PCIE_DEVID (MVEBU_REG_PCIE_BASE + 0x00)
|
|
#define MVEBU_REG_PCIE_REVID (MVEBU_REG_PCIE_BASE + 0x08)
|
|
|
|
enum memory_bank {
|
|
BANK0,
|
|
BANK1,
|
|
BANK2,
|
|
BANK3
|
|
};
|
|
|
|
enum cpu_winen {
|
|
CPU_WIN_DISABLE,
|
|
CPU_WIN_ENABLE
|
|
};
|
|
|
|
enum cpu_target {
|
|
CPU_TARGET_DRAM = 0x0,
|
|
CPU_TARGET_DEVICEBUS_BOOTROM_SPI = 0x1,
|
|
CPU_TARGET_ETH23 = 0x3,
|
|
CPU_TARGET_PCIE02 = 0x4,
|
|
CPU_TARGET_ETH01 = 0x7,
|
|
CPU_TARGET_PCIE13 = 0x8,
|
|
CPU_TARGET_DFX = 0x8,
|
|
CPU_TARGET_SASRAM = 0x9,
|
|
CPU_TARGET_SATA01 = 0xa, /* A38X */
|
|
CPU_TARGET_NAND = 0xd,
|
|
CPU_TARGET_SATA23_DFX = 0xe, /* A38X */
|
|
};
|
|
|
|
enum cpu_attrib {
|
|
CPU_ATTR_SASRAM = 0x01,
|
|
CPU_ATTR_DRAM_CS0 = 0x0e,
|
|
CPU_ATTR_DRAM_CS1 = 0x0d,
|
|
CPU_ATTR_DRAM_CS2 = 0x0b,
|
|
CPU_ATTR_DRAM_CS3 = 0x07,
|
|
CPU_ATTR_NANDFLASH = 0x2f,
|
|
CPU_ATTR_SPIFLASH = 0x1e,
|
|
CPU_ATTR_SPI0_CS0 = 0x1e,
|
|
CPU_ATTR_SPI0_CS1 = 0x5e,
|
|
CPU_ATTR_SPI1_CS2 = 0x9a,
|
|
CPU_ATTR_BOOTROM = 0x1d,
|
|
CPU_ATTR_PCIE_IO = 0xe0,
|
|
CPU_ATTR_PCIE_MEM = 0xe8,
|
|
CPU_ATTR_DEV_CS0 = 0x3e,
|
|
CPU_ATTR_DEV_CS1 = 0x3d,
|
|
CPU_ATTR_DEV_CS2 = 0x3b,
|
|
CPU_ATTR_DEV_CS3 = 0x37,
|
|
};
|
|
|
|
#define MVEBU_SDRAM_SIZE_MAX 0xc0000000
|
|
|
|
/*
|
|
* Default Device Address MAP BAR values
|
|
*/
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#ifdef CONFIG_ARMADA_38X
|
|
#define MBUS_PCI_MEM_BASE 0x88000000
|
|
#define MBUS_PCI_MEM_SIZE ((3 * 128) << 20)
|
|
#else
|
|
#define MBUS_PCI_MEM_BASE 0x80000000
|
|
#define MBUS_PCI_MEM_SIZE ((4 * 128) << 20)
|
|
#endif
|
|
#else
|
|
#define MBUS_PCI_MAX_PORTS 6
|
|
#define MBUS_PCI_MEM_BASE MVEBU_SDRAM_SIZE_MAX
|
|
#define MBUS_PCI_MEM_SIZE ((MBUS_PCI_MAX_PORTS * 128) << 20)
|
|
#define MBUS_PCI_IO_BASE 0xF1100000
|
|
#define MBUS_PCI_IO_SIZE ((MBUS_PCI_MAX_PORTS * 64) << 10)
|
|
#endif
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define MBUS_SPI_BASE 0xD4000000
|
|
#define MBUS_SPI_SIZE (64 << 20)
|
|
#else
|
|
#define MBUS_SPI_BASE 0xF4000000
|
|
#define MBUS_SPI_SIZE (8 << 20)
|
|
#endif
|
|
#ifndef CONFIG_SPL_BUILD
|
|
#define MBUS_DFX_BASE 0xF6000000
|
|
#define MBUS_DFX_SIZE (1 << 20)
|
|
#endif
|
|
#define MBUS_BOOTROM_BASE 0xF8000000
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#define MBUS_BOOTROM_SIZE (128 << 20)
|
|
#else
|
|
#define MBUS_BOOTROM_SIZE (8 << 20)
|
|
#endif
|
|
|
|
struct mbus_win {
|
|
u32 base;
|
|
u32 size;
|
|
u8 target;
|
|
u8 attr;
|
|
};
|
|
|
|
/*
|
|
* System registers
|
|
* Ref: Datasheet sec:A.28
|
|
*/
|
|
struct mvebu_system_registers {
|
|
#if defined(CONFIG_ARMADA_375)
|
|
u8 pad1[0x54];
|
|
#else
|
|
u8 pad1[0x60];
|
|
#endif
|
|
u32 rstoutn_mask; /* 0x60 */
|
|
u32 sys_soft_rst; /* 0x64 */
|
|
};
|
|
|
|
/*
|
|
* GPIO Registers
|
|
* Ref: Datasheet sec:A.19
|
|
*/
|
|
struct kwgpio_registers {
|
|
u32 dout;
|
|
u32 oe;
|
|
u32 blink_en;
|
|
u32 din_pol;
|
|
u32 din;
|
|
u32 irq_cause;
|
|
u32 irq_mask;
|
|
u32 irq_level;
|
|
};
|
|
|
|
struct sar_freq_modes {
|
|
u8 val;
|
|
u8 ffc; /* Fabric Frequency Configuration */
|
|
u32 p_clk;
|
|
u32 nb_clk;
|
|
u32 d_clk;
|
|
};
|
|
|
|
/*
|
|
* functions
|
|
*/
|
|
unsigned int mvebu_sdram_bar(enum memory_bank bank);
|
|
unsigned int mvebu_sdram_bs(enum memory_bank bank);
|
|
void mvebu_sdram_size_adjust(enum memory_bank bank);
|
|
int mvebu_mbus_probe(const struct mbus_win windows[], int count);
|
|
u32 mvebu_get_nand_clock(void);
|
|
|
|
void __noreturn return_to_bootrom(void);
|
|
|
|
#ifndef CONFIG_DM_MMC
|
|
int mv_sdh_init(unsigned long regbase, u32 max_clk, u32 min_clk, u32 quirks);
|
|
#endif
|
|
|
|
u32 get_boot_device(void);
|
|
|
|
void get_sar_freq(struct sar_freq_modes *sar_freq);
|
|
|
|
/*
|
|
* Highspeed SERDES PHY config init, ported from bin_hdr
|
|
* to mainline U-Boot
|
|
*/
|
|
int serdes_phy_config(void);
|
|
|
|
/*
|
|
* DDR3 init / training code ported from Marvell bin_hdr. Now
|
|
* available in mainline U-Boot in:
|
|
* drivers/ddr/marvell
|
|
*/
|
|
int ddr3_init(void);
|
|
|
|
/* Auto Voltage Scaling */
|
|
#if defined(CONFIG_ARMADA_38X)
|
|
void mv_avs_init(void);
|
|
void mv_rtc_config(void);
|
|
#else
|
|
static inline void mv_avs_init(void) {}
|
|
static inline void mv_rtc_config(void) {}
|
|
#endif
|
|
|
|
/* A8K dram functions */
|
|
u64 a8k_dram_scan_ap_sz(void);
|
|
int a8k_dram_init_banksize(void);
|
|
|
|
/* A3700 dram functions */
|
|
int a3700_dram_init(void);
|
|
int a3700_dram_init_banksize(void);
|
|
|
|
/* A3700 PCIe regions fixer for device tree */
|
|
int a3700_fdt_fix_pcie_regions(void *blob);
|
|
|
|
/* Alleycat5 dram functions */
|
|
int alleycat5_dram_init(void);
|
|
int alleycat5_dram_init_banksize(void);
|
|
|
|
/*
|
|
* get_ref_clk
|
|
*
|
|
* return: reference clock in MHz (25 or 40)
|
|
*/
|
|
u32 get_ref_clk(void);
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* _MVEBU_CPU_H */
|