mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-26 04:53:42 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
153 lines
4.6 KiB
C
153 lines
4.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
|
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
|
*/
|
|
|
|
/*
|
|
* PCI Configuration space access support
|
|
*/
|
|
#include <common.h>
|
|
#include <pci.h>
|
|
#include <asm/io.h>
|
|
#include <asm/immap.h>
|
|
|
|
#if defined(CONFIG_PCI)
|
|
/* System RAM mapped over PCI */
|
|
#define CONFIG_SYS_PCI_SYS_MEM_BUS CONFIG_SYS_SDRAM_BASE
|
|
#define CONFIG_SYS_PCI_SYS_MEM_PHYS CONFIG_SYS_SDRAM_BASE
|
|
#define CONFIG_SYS_PCI_SYS_MEM_SIZE (1024 * 1024 * 1024)
|
|
|
|
#define cfg_read(val, addr, type, op) *val = op((type)(addr));
|
|
#define cfg_write(val, addr, type, op) op((type *)(addr), (val));
|
|
|
|
#define PCI_OP(rw, size, type, op, mask) \
|
|
int pci_##rw##_cfg_##size(struct pci_controller *hose, \
|
|
pci_dev_t dev, int offset, type val) \
|
|
{ \
|
|
u32 addr = 0; \
|
|
u16 cfg_type = 0; \
|
|
addr = ((offset & 0xfc) | cfg_type | (dev) | 0x80000000); \
|
|
out_be32(hose->cfg_addr, addr); \
|
|
cfg_##rw(val, hose->cfg_data + (offset & mask), type, op); \
|
|
__asm__ __volatile__("nop"); \
|
|
__asm__ __volatile__("nop"); \
|
|
out_be32(hose->cfg_addr, addr & 0x7fffffff); \
|
|
return 0; \
|
|
}
|
|
|
|
PCI_OP(read, byte, u8 *, in_8, 3)
|
|
PCI_OP(read, word, u16 *, in_le16, 2)
|
|
PCI_OP(write, byte, u8, out_8, 3)
|
|
PCI_OP(write, word, u16, out_le16, 2)
|
|
PCI_OP(write, dword, u32, out_le32, 0)
|
|
|
|
int pci_read_cfg_dword(struct pci_controller *hose, pci_dev_t dev,
|
|
int offset, u32 * val)
|
|
{
|
|
u32 addr;
|
|
u32 tmpv;
|
|
u32 mask = 2; /* word access */
|
|
/* Read lower 16 bits */
|
|
addr = ((offset & 0xfc) | (dev) | 0x80000000);
|
|
out_be32(hose->cfg_addr, addr);
|
|
*val = (u32) in_le16((u16 *) (hose->cfg_data + (offset & mask)));
|
|
__asm__ __volatile__("nop");
|
|
out_be32(hose->cfg_addr, addr & 0x7fffffff);
|
|
|
|
/* Read upper 16 bits */
|
|
offset += 2;
|
|
addr = ((offset & 0xfc) | 1 | (dev) | 0x80000000);
|
|
out_be32(hose->cfg_addr, addr);
|
|
tmpv = (u32) in_le16((u16 *) (hose->cfg_data + (offset & mask)));
|
|
__asm__ __volatile__("nop");
|
|
out_be32(hose->cfg_addr, addr & 0x7fffffff);
|
|
|
|
/* combine results into dword value */
|
|
*val = (tmpv << 16) | *val;
|
|
|
|
return 0;
|
|
}
|
|
|
|
void pci_mcf547x_8x_init(struct pci_controller *hose)
|
|
{
|
|
pci_t *pci = (pci_t *) MMAP_PCI;
|
|
gpio_t *gpio = (gpio_t *) MMAP_GPIO;
|
|
|
|
/* Port configuration */
|
|
out_be16(&gpio->par_pcibg,
|
|
GPIO_PAR_PCIBG_PCIBG0(3) | GPIO_PAR_PCIBG_PCIBG1(3) |
|
|
GPIO_PAR_PCIBG_PCIBG2(3) | GPIO_PAR_PCIBG_PCIBG3(3) |
|
|
GPIO_PAR_PCIBG_PCIBG4(3));
|
|
out_be16(&gpio->par_pcibr,
|
|
GPIO_PAR_PCIBR_PCIBR0(3) | GPIO_PAR_PCIBR_PCIBR1(3) |
|
|
GPIO_PAR_PCIBR_PCIBR2(3) | GPIO_PAR_PCIBR_PCIBR3(3) |
|
|
GPIO_PAR_PCIBR_PCIBR4(3));
|
|
|
|
/* Assert reset bit */
|
|
setbits_be32(&pci->gscr, PCI_GSCR_PR);
|
|
|
|
out_be32(&pci->tcr1, PCI_TCR1_P);
|
|
|
|
/* Initiator windows */
|
|
out_be32(&pci->iw0btar,
|
|
CONFIG_SYS_PCI_MEM_PHYS | (CONFIG_SYS_PCI_MEM_PHYS >> 16));
|
|
out_be32(&pci->iw1btar,
|
|
CONFIG_SYS_PCI_IO_PHYS | (CONFIG_SYS_PCI_IO_PHYS >> 16));
|
|
out_be32(&pci->iw2btar,
|
|
CONFIG_SYS_PCI_CFG_PHYS | (CONFIG_SYS_PCI_CFG_PHYS >> 16));
|
|
|
|
out_be32(&pci->iwcr,
|
|
PCI_IWCR_W0C_EN | PCI_IWCR_W1C_EN | PCI_IWCR_W1C_IO |
|
|
PCI_IWCR_W2C_EN | PCI_IWCR_W2C_IO);
|
|
|
|
out_be32(&pci->icr, 0);
|
|
|
|
/* Enable bus master and mem access */
|
|
out_be32(&pci->scr, PCI_SCR_B | PCI_SCR_M);
|
|
|
|
/* Cache line size and master latency */
|
|
out_be32(&pci->cr1, PCI_CR1_CLS(8) | PCI_CR1_LTMR(0xf8));
|
|
out_be32(&pci->cr2, 0);
|
|
|
|
#ifdef CONFIG_SYS_PCI_BAR0
|
|
out_be32(&pci->bar0, PCI_BAR_BAR0(CONFIG_SYS_PCI_BAR0));
|
|
out_be32(&pci->tbatr0a, CONFIG_SYS_PCI_TBATR0 | PCI_TBATR_EN);
|
|
#endif
|
|
#ifdef CONFIG_SYS_PCI_BAR1
|
|
out_be32(&pci->bar1, PCI_BAR_BAR1(CONFIG_SYS_PCI_BAR1));
|
|
out_be32(&pci->tbatr1a, CONFIG_SYS_PCI_TBATR1 | PCI_TBATR_EN);
|
|
#endif
|
|
|
|
/* Deassert reset bit */
|
|
clrbits_be32(&pci->gscr, PCI_GSCR_PR);
|
|
udelay(1000);
|
|
|
|
/* Enable PCI bus master support */
|
|
hose->first_busno = 0;
|
|
hose->last_busno = 0xff;
|
|
|
|
pci_set_region(hose->regions + 0, CONFIG_SYS_PCI_MEM_BUS, CONFIG_SYS_PCI_MEM_PHYS,
|
|
CONFIG_SYS_PCI_MEM_SIZE, PCI_REGION_MEM);
|
|
|
|
pci_set_region(hose->regions + 1, CONFIG_SYS_PCI_IO_BUS, CONFIG_SYS_PCI_IO_PHYS,
|
|
CONFIG_SYS_PCI_IO_SIZE, PCI_REGION_IO);
|
|
|
|
pci_set_region(hose->regions + 2, CONFIG_SYS_PCI_SYS_MEM_BUS,
|
|
CONFIG_SYS_PCI_SYS_MEM_PHYS, CONFIG_SYS_PCI_SYS_MEM_SIZE,
|
|
PCI_REGION_MEM | PCI_REGION_SYS_MEMORY);
|
|
|
|
hose->region_count = 3;
|
|
|
|
hose->cfg_addr = &(pci->car);
|
|
hose->cfg_data = (volatile unsigned char *)CONFIG_SYS_PCI_CFG_BUS;
|
|
|
|
pci_set_ops(hose, pci_read_cfg_byte, pci_read_cfg_word,
|
|
pci_read_cfg_dword, pci_write_cfg_byte, pci_write_cfg_word,
|
|
pci_write_cfg_dword);
|
|
|
|
/* Hose scan */
|
|
pci_register_hose(hose);
|
|
hose->last_busno = pci_hose_scan(hose);
|
|
}
|
|
#endif /* CONFIG_PCI */
|