mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 23:47:24 +00:00
376cb1a453
This sets up a fine-grained page table, which is a requirement for noncached_init() to operate correctly. MMU setup code currently exists in a number of places: - A version in the core ARMv8 support code that sets up page tables that use very large block sizes that CONFIG_SYS_NONCACHED_MEMORY doesn't support. - Enhanced versions for fsl-lsch3 and zynmq that set up finer grained page tables. Ideally, rather than duplicating the MMU setup code yet again this patch would instead consolidate all the different routines into the core ARMv8 code so that it supported all use-cases. However, this will require significant effort since there appear to be a number of discrepancies[1] between different versions of the code, and between the defines/values by some copies of the MMU setup code use and the architectural MMU documentation. Some reverse engineering will be required to determine the intent of the current code. [1] For example, in the core ARMv8 MMU setup code, three defines named TCR_EL[123]_IPS_BITS exist, but only one of them sets the IPS field and the others set a different field (T1SZ) in the page tables. As far as I can tell so far, there should be no need to set different values per exception level nor to modify the T1SZ field at all, since TTBR1 shouldn't be enabled anyway. Another example is inconsistent values for *_VA_BITS between the current core ARMv8 MMU setup code and the various SoC- specific MMU setup code. Another example is that asm/armv8/mmu.h's value for SECTION_SHIFT doesn't match asm/system.h's MMU_SECTION_SHIFT; research is needed to determine which code relies on which of those values and why, and whether fixing the incorrect value will cause any regression. Signed-off-by: Stephen Warren <swarren@nvidia.com>
39 lines
882 B
Makefile
39 lines
882 B
Makefile
#
|
|
# (C) Copyright 2010-2015 Nvidia Corporation.
|
|
#
|
|
# (C) Copyright 2000-2008
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
ifdef CONFIG_SPL_BUILD
|
|
obj-y += spl.o
|
|
obj-y += cpu.o
|
|
else
|
|
obj-$(CONFIG_CMD_ENTERRCM) += cmd_enterrcm.o
|
|
obj-$(CONFIG_PWM_TEGRA) += pwm.o
|
|
endif
|
|
|
|
obj-$(CONFIG_ARM64) += arm64-mmu.o
|
|
obj-y += ap.o
|
|
obj-y += board.o board2.o
|
|
obj-y += cache.o
|
|
obj-y += clock.o
|
|
obj-y += lowlevel_init.o
|
|
obj-y += pinmux-common.o
|
|
obj-y += powergate.o
|
|
obj-y += xusb-padctl.o
|
|
obj-$(CONFIG_DISPLAY_CPUINFO) += sys_info.o
|
|
obj-$(CONFIG_TEGRA_GPU) += gpu.o
|
|
obj-$(CONFIG_TEGRA_CLOCK_SCALING) += emc.o
|
|
|
|
ifndef CONFIG_SPL_BUILD
|
|
obj-$(CONFIG_ARMV7_PSCI) += psci.o
|
|
endif
|
|
|
|
obj-$(CONFIG_TEGRA20) += tegra20/
|
|
obj-$(CONFIG_TEGRA30) += tegra30/
|
|
obj-$(CONFIG_TEGRA114) += tegra114/
|
|
obj-$(CONFIG_TEGRA124) += tegra124/
|
|
obj-$(CONFIG_TEGRA210) += tegra210/
|