mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 09:48:16 +00:00
6d0f6bcf33
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
130 lines
3.3 KiB
C
130 lines
3.3 KiB
C
/*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* (C) Copyright 2002
|
|
* David Mueller, ELSOFT AG, <d.mueller@elsoft.ch>
|
|
*
|
|
* (C) Copyright 2008
|
|
* Guennadi Liakhovetki, DENX Software Engineering, <lg@denx.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <s3c6400.h>
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
#define CS8900_Tacs 0x0 /* 0clk address set-up */
|
|
#define CS8900_Tcos 0x4 /* 4clk chip selection set-up */
|
|
#define CS8900_Tacc 0xE /* 14clk access cycle */
|
|
#define CS8900_Tcoh 0x1 /* 1clk chip selection hold */
|
|
#define CS8900_Tah 0x4 /* 4clk address holding time */
|
|
#define CS8900_Tacp 0x6 /* 6clk page mode access cycle */
|
|
#define CS8900_PMC 0x0 /* normal(1data)page mode configuration */
|
|
|
|
static inline void delay(unsigned long loops)
|
|
{
|
|
__asm__ volatile ("1:\n" "subs %0, %1, #1\n"
|
|
"bne 1b"
|
|
: "=r" (loops) : "0" (loops));
|
|
}
|
|
|
|
/*
|
|
* Miscellaneous platform dependent initialisations
|
|
*/
|
|
|
|
static void cs8900_pre_init(void)
|
|
{
|
|
SROM_BW_REG &= ~(0xf << 4);
|
|
SROM_BW_REG |= (1 << 7) | (1 << 6) | (1 << 4);
|
|
SROM_BC1_REG = ((CS8900_Tacs << 28) + (CS8900_Tcos << 24) +
|
|
(CS8900_Tacc << 16) + (CS8900_Tcoh << 12) +
|
|
(CS8900_Tah << 8) + (CS8900_Tacp << 4) + CS8900_PMC);
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
cs8900_pre_init();
|
|
|
|
/* NOR-flash in SROM0 */
|
|
|
|
/* Enable WAIT */
|
|
SROM_BW_REG |= 4 | 8 | 1;
|
|
|
|
gd->bd->bi_arch_number = MACH_TYPE;
|
|
gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
int checkboard(void)
|
|
{
|
|
printf("Board: SMDK6400\n");
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_ENABLE_MMU
|
|
ulong virt_to_phy_smdk6400(ulong addr)
|
|
{
|
|
if ((0xc0000000 <= addr) && (addr < 0xc8000000))
|
|
return addr - 0xc0000000 + 0x50000000;
|
|
else
|
|
printf("do not support this address : %08lx\n", addr);
|
|
|
|
return addr;
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_CMD_NAND) && defined(CONFIG_SYS_NAND_LEGACY)
|
|
#include <linux/mtd/nand.h>
|
|
extern struct nand_chip nand_dev_desc[CONFIG_SYS_MAX_NAND_DEVICE];
|
|
void nand_init(void)
|
|
{
|
|
nand_probe(CONFIG_SYS_NAND_BASE);
|
|
if (nand_dev_desc[0].ChipID != NAND_ChipID_UNKNOWN)
|
|
print_size(nand_dev_desc[0].totlen, "\n");
|
|
}
|
|
#endif
|
|
|
|
ulong board_flash_get_legacy (ulong base, int banknum, flash_info_t *info)
|
|
{
|
|
if (banknum == 0) { /* non-CFI boot flash */
|
|
info->portwidth = FLASH_CFI_16BIT;
|
|
info->chipwidth = FLASH_CFI_BY16;
|
|
info->interface = FLASH_CFI_X16;
|
|
return 1;
|
|
} else
|
|
return 0;
|
|
}
|