mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
393cb36199
As per new naming convention for Samsung SoC's, all Cortex-A9 and Cortex-A15 based SoC's will be classified under the name Exynos. Cortex-A9 and Cortex-A15 based SoC's will be sub-classified as Exynos4 and Exynos5 respectively. In order to better adapt and reuse code across various upcoming Samsung Exynos based boards, all uses of s5pc210 prefix/suffix/directory-names are renamed in this patch. s5pc210 is renamed as exynos4210 and S5PC210/s5pc210 suffix/prefix are renamed as exynos4/EXYNOS4. Signed-off-by: Chander Kashyap <chander.kashyap@linaro.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
109 lines
2.8 KiB
C
109 lines
2.8 KiB
C
/*
|
|
* Copyright (C) 2011 Samsung Electronics
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/mmc.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
struct exynos4_gpio_part1 *gpio1;
|
|
struct exynos4_gpio_part2 *gpio2;
|
|
|
|
int board_init(void)
|
|
{
|
|
gpio1 = (struct exynos4_gpio_part1 *) EXYNOS4_GPIO_PART1_BASE;
|
|
gpio2 = (struct exynos4_gpio_part2 *) EXYNOS4_GPIO_PART2_BASE;
|
|
|
|
gd->bd->bi_boot_params = (PHYS_SDRAM_1 + 0x100UL);
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE)
|
|
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE)
|
|
+ get_ram_size((long *)PHYS_SDRAM_3, PHYS_SDRAM_3_SIZE)
|
|
+ get_ram_size((long *)PHYS_SDRAM_4, PHYS_SDRAM_4_SIZE);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void dram_init_banksize(void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = get_ram_size((long *)PHYS_SDRAM_1, \
|
|
PHYS_SDRAM_1_SIZE);
|
|
gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
|
|
gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, \
|
|
PHYS_SDRAM_2_SIZE);
|
|
gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
|
|
gd->bd->bi_dram[2].size = get_ram_size((long *)PHYS_SDRAM_3, \
|
|
PHYS_SDRAM_3_SIZE);
|
|
gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
|
|
gd->bd->bi_dram[3].size = get_ram_size((long *)PHYS_SDRAM_4, \
|
|
PHYS_SDRAM_4_SIZE);
|
|
}
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
int checkboard(void)
|
|
{
|
|
printf("\nBoard: ORIGEN\n");
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_GENERIC_MMC
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
int i, err;
|
|
|
|
/*
|
|
* MMC2 SD card GPIO:
|
|
*
|
|
* GPK2[0] SD_2_CLK(2)
|
|
* GPK2[1] SD_2_CMD(2)
|
|
* GPK2[2] SD_2_CDn
|
|
* GPK2[3:6] SD_2_DATA[0:3](2)
|
|
*/
|
|
for (i = 0; i < 7; i++) {
|
|
/* GPK2[0:6] special function 2 */
|
|
s5p_gpio_cfg_pin(&gpio2->k2, i, GPIO_FUNC(0x2));
|
|
|
|
/* GPK2[0:6] drv 4x */
|
|
s5p_gpio_set_drv(&gpio2->k2, i, GPIO_DRV_4X);
|
|
|
|
/* GPK2[0:1] pull disable */
|
|
if (i == 0 || i == 1) {
|
|
s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_NONE);
|
|
continue;
|
|
}
|
|
|
|
/* GPK2[2:6] pull up */
|
|
s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_UP);
|
|
}
|
|
|
|
err = s5p_mmc_init(2, 4);
|
|
return err;
|
|
}
|
|
#endif
|