mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
dd11fdc31f
Perform simple renames of: CONFIG_MXC_USB_FLAGS to CFG_MXC_USB_FLAGS CONFIG_MXC_USB_PORT to CFG_MXC_USB_PORT CONFIG_MXC_USB_PORTSC to CFG_MXC_USB_PORTSC Signed-off-by: Tom Rini <trini@konsulko.com>
328 lines
8.6 KiB
C
328 lines
8.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
|
|
* Copyright (C) 2010 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <log.h>
|
|
#include <usb.h>
|
|
#include <errno.h>
|
|
#include <linux/compiler.h>
|
|
#include <linux/delay.h>
|
|
#include <usb/ehci-ci.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <dm.h>
|
|
#include <power/regulator.h>
|
|
|
|
#include "ehci.h"
|
|
|
|
#define MX5_USBOTHER_REGS_OFFSET 0x800
|
|
|
|
|
|
#define MXC_OTG_OFFSET 0
|
|
#define MXC_H1_OFFSET 0x200
|
|
#define MXC_H2_OFFSET 0x400
|
|
#define MXC_H3_OFFSET 0x600
|
|
|
|
#define MXC_USBCTRL_OFFSET 0
|
|
#define MXC_USB_PHY_CTR_FUNC_OFFSET 0x8
|
|
#define MXC_USB_PHY_CTR_FUNC2_OFFSET 0xc
|
|
#define MXC_USB_CTRL_1_OFFSET 0x10
|
|
#define MXC_USBH2CTRL_OFFSET 0x14
|
|
#define MXC_USBH3CTRL_OFFSET 0x18
|
|
|
|
/* USB_CTRL */
|
|
/* OTG wakeup intr enable */
|
|
#define MXC_OTG_UCTRL_OWIE_BIT (1 << 27)
|
|
/* OTG power mask */
|
|
#define MXC_OTG_UCTRL_OPM_BIT (1 << 24)
|
|
/* OTG power pin polarity */
|
|
#define MXC_OTG_UCTRL_O_PWR_POL_BIT (1 << 24)
|
|
/* Host1 ULPI interrupt enable */
|
|
#define MXC_H1_UCTRL_H1UIE_BIT (1 << 12)
|
|
/* HOST1 wakeup intr enable */
|
|
#define MXC_H1_UCTRL_H1WIE_BIT (1 << 11)
|
|
/* HOST1 power mask */
|
|
#define MXC_H1_UCTRL_H1PM_BIT (1 << 8)
|
|
/* HOST1 power pin polarity */
|
|
#define MXC_H1_UCTRL_H1_PWR_POL_BIT (1 << 8)
|
|
|
|
/* USB_PHY_CTRL_FUNC */
|
|
/* OTG Polarity of Overcurrent */
|
|
#define MXC_OTG_PHYCTRL_OC_POL_BIT (1 << 9)
|
|
/* OTG Disable Overcurrent Event */
|
|
#define MXC_OTG_PHYCTRL_OC_DIS_BIT (1 << 8)
|
|
/* UH1 Polarity of Overcurrent */
|
|
#define MXC_H1_OC_POL_BIT (1 << 6)
|
|
/* UH1 Disable Overcurrent Event */
|
|
#define MXC_H1_OC_DIS_BIT (1 << 5)
|
|
/* OTG Power Pin Polarity */
|
|
#define MXC_OTG_PHYCTRL_PWR_POL_BIT (1 << 3)
|
|
|
|
/* USBH2CTRL */
|
|
#define MXC_H2_UCTRL_H2_OC_POL_BIT (1 << 31)
|
|
#define MXC_H2_UCTRL_H2_OC_DIS_BIT (1 << 30)
|
|
#define MXC_H2_UCTRL_H2UIE_BIT (1 << 8)
|
|
#define MXC_H2_UCTRL_H2WIE_BIT (1 << 7)
|
|
#define MXC_H2_UCTRL_H2PM_BIT (1 << 4)
|
|
#define MXC_H2_UCTRL_H2_PWR_POL_BIT (1 << 4)
|
|
|
|
/* USBH3CTRL */
|
|
#define MXC_H3_UCTRL_H3_OC_POL_BIT (1 << 31)
|
|
#define MXC_H3_UCTRL_H3_OC_DIS_BIT (1 << 30)
|
|
#define MXC_H3_UCTRL_H3UIE_BIT (1 << 8)
|
|
#define MXC_H3_UCTRL_H3WIE_BIT (1 << 7)
|
|
#define MXC_H3_UCTRL_H3_PWR_POL_BIT (1 << 4)
|
|
|
|
/* USB_CTRL_1 */
|
|
#define MXC_USB_CTRL_UH1_EXT_CLK_EN (1 << 25)
|
|
|
|
int mxc_set_usbcontrol(int port, unsigned int flags)
|
|
{
|
|
unsigned int v;
|
|
void __iomem *usb_base = (void __iomem *)OTG_BASE_ADDR;
|
|
void __iomem *usbother_base;
|
|
int ret = 0;
|
|
|
|
usbother_base = usb_base + MX5_USBOTHER_REGS_OFFSET;
|
|
|
|
switch (port) {
|
|
case 0: /* OTG port */
|
|
if (flags & MXC_EHCI_INTERNAL_PHY) {
|
|
v = __raw_readl(usbother_base +
|
|
MXC_USB_PHY_CTR_FUNC_OFFSET);
|
|
if (flags & MXC_EHCI_OC_PIN_ACTIVE_LOW)
|
|
v |= MXC_OTG_PHYCTRL_OC_POL_BIT;
|
|
else
|
|
v &= ~MXC_OTG_PHYCTRL_OC_POL_BIT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
/* OC/USBPWR is used */
|
|
v &= ~MXC_OTG_PHYCTRL_OC_DIS_BIT;
|
|
else
|
|
/* OC/USBPWR is not used */
|
|
v |= MXC_OTG_PHYCTRL_OC_DIS_BIT;
|
|
#ifdef CONFIG_MX51
|
|
if (flags & MXC_EHCI_PWR_PIN_ACTIVE_HIGH)
|
|
v |= MXC_OTG_PHYCTRL_PWR_POL_BIT;
|
|
else
|
|
v &= ~MXC_OTG_PHYCTRL_PWR_POL_BIT;
|
|
#endif
|
|
__raw_writel(v, usbother_base +
|
|
MXC_USB_PHY_CTR_FUNC_OFFSET);
|
|
|
|
v = __raw_readl(usbother_base + MXC_USBCTRL_OFFSET);
|
|
#ifdef CONFIG_MX51
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_OTG_UCTRL_OPM_BIT;
|
|
else
|
|
v |= MXC_OTG_UCTRL_OPM_BIT;
|
|
#endif
|
|
#ifdef CONFIG_MX53
|
|
if (flags & MXC_EHCI_PWR_PIN_ACTIVE_HIGH)
|
|
v |= MXC_OTG_UCTRL_O_PWR_POL_BIT;
|
|
else
|
|
v &= ~MXC_OTG_UCTRL_O_PWR_POL_BIT;
|
|
#endif
|
|
__raw_writel(v, usbother_base + MXC_USBCTRL_OFFSET);
|
|
}
|
|
break;
|
|
case 1: /* Host 1 ULPI */
|
|
#ifdef CONFIG_MX51
|
|
/* The clock for the USBH1 ULPI port will come externally
|
|
from the PHY. */
|
|
v = __raw_readl(usbother_base + MXC_USB_CTRL_1_OFFSET);
|
|
__raw_writel(v | MXC_USB_CTRL_UH1_EXT_CLK_EN, usbother_base +
|
|
MXC_USB_CTRL_1_OFFSET);
|
|
#endif
|
|
|
|
v = __raw_readl(usbother_base + MXC_USBCTRL_OFFSET);
|
|
#ifdef CONFIG_MX51
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_H1_UCTRL_H1PM_BIT; /* H1 power mask unused */
|
|
else
|
|
v |= MXC_H1_UCTRL_H1PM_BIT; /* H1 power mask used */
|
|
#endif
|
|
#ifdef CONFIG_MX53
|
|
if (flags & MXC_EHCI_PWR_PIN_ACTIVE_HIGH)
|
|
v |= MXC_H1_UCTRL_H1_PWR_POL_BIT;
|
|
else
|
|
v &= ~MXC_H1_UCTRL_H1_PWR_POL_BIT;
|
|
#endif
|
|
__raw_writel(v, usbother_base + MXC_USBCTRL_OFFSET);
|
|
|
|
v = __raw_readl(usbother_base + MXC_USB_PHY_CTR_FUNC_OFFSET);
|
|
if (flags & MXC_EHCI_OC_PIN_ACTIVE_LOW)
|
|
v |= MXC_H1_OC_POL_BIT;
|
|
else
|
|
v &= ~MXC_H1_OC_POL_BIT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_H1_OC_DIS_BIT; /* OC is used */
|
|
else
|
|
v |= MXC_H1_OC_DIS_BIT; /* OC is not used */
|
|
__raw_writel(v, usbother_base + MXC_USB_PHY_CTR_FUNC_OFFSET);
|
|
|
|
break;
|
|
case 2: /* Host 2 ULPI */
|
|
v = __raw_readl(usbother_base + MXC_USBH2CTRL_OFFSET);
|
|
#ifdef CONFIG_MX51
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_H2_UCTRL_H2PM_BIT; /* H2 power mask unused */
|
|
else
|
|
v |= MXC_H2_UCTRL_H2PM_BIT; /* H2 power mask used */
|
|
#endif
|
|
#ifdef CONFIG_MX53
|
|
if (flags & MXC_EHCI_OC_PIN_ACTIVE_LOW)
|
|
v |= MXC_H2_UCTRL_H2_OC_POL_BIT;
|
|
else
|
|
v &= ~MXC_H2_UCTRL_H2_OC_POL_BIT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_H2_UCTRL_H2_OC_DIS_BIT; /* OC is used */
|
|
else
|
|
v |= MXC_H2_UCTRL_H2_OC_DIS_BIT; /* OC is not used */
|
|
if (flags & MXC_EHCI_PWR_PIN_ACTIVE_HIGH)
|
|
v |= MXC_H2_UCTRL_H2_PWR_POL_BIT;
|
|
else
|
|
v &= ~MXC_H2_UCTRL_H2_PWR_POL_BIT;
|
|
#endif
|
|
__raw_writel(v, usbother_base + MXC_USBH2CTRL_OFFSET);
|
|
break;
|
|
#ifdef CONFIG_MX53
|
|
case 3: /* Host 3 ULPI */
|
|
v = __raw_readl(usbother_base + MXC_USBH3CTRL_OFFSET);
|
|
if (flags & MXC_EHCI_OC_PIN_ACTIVE_LOW)
|
|
v |= MXC_H3_UCTRL_H3_OC_POL_BIT;
|
|
else
|
|
v &= ~MXC_H3_UCTRL_H3_OC_POL_BIT;
|
|
if (flags & MXC_EHCI_POWER_PINS_ENABLED)
|
|
v &= ~MXC_H3_UCTRL_H3_OC_DIS_BIT; /* OC is used */
|
|
else
|
|
v |= MXC_H3_UCTRL_H3_OC_DIS_BIT; /* OC is not used */
|
|
if (flags & MXC_EHCI_PWR_PIN_ACTIVE_HIGH)
|
|
v |= MXC_H3_UCTRL_H3_PWR_POL_BIT;
|
|
else
|
|
v &= ~MXC_H3_UCTRL_H3_PWR_POL_BIT;
|
|
__raw_writel(v, usbother_base + MXC_USBH3CTRL_OFFSET);
|
|
break;
|
|
#endif
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
int __weak board_ehci_hcd_init(int port)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
void __weak board_ehci_hcd_postinit(struct usb_ehci *ehci, int port)
|
|
{
|
|
}
|
|
|
|
__weak void mx5_ehci_powerup_fixup(struct ehci_ctrl *ctrl, uint32_t *status_reg,
|
|
uint32_t *reg)
|
|
{
|
|
mdelay(50);
|
|
}
|
|
|
|
struct ehci_mx5_priv_data {
|
|
struct ehci_ctrl ctrl;
|
|
struct usb_ehci *ehci;
|
|
struct udevice *vbus_supply;
|
|
enum usb_init_type init_type;
|
|
int portnr;
|
|
};
|
|
|
|
static const struct ehci_ops mx5_ehci_ops = {
|
|
.powerup_fixup = mx5_ehci_powerup_fixup,
|
|
};
|
|
|
|
static int ehci_usb_of_to_plat(struct udevice *dev)
|
|
{
|
|
struct usb_plat *plat = dev_get_plat(dev);
|
|
const char *mode;
|
|
|
|
mode = fdt_getprop(gd->fdt_blob, dev_of_offset(dev), "dr_mode", NULL);
|
|
if (mode) {
|
|
if (strcmp(mode, "peripheral") == 0)
|
|
plat->init_type = USB_INIT_DEVICE;
|
|
else if (strcmp(mode, "host") == 0)
|
|
plat->init_type = USB_INIT_HOST;
|
|
else
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ehci_usb_probe(struct udevice *dev)
|
|
{
|
|
struct usb_plat *plat = dev_get_plat(dev);
|
|
struct usb_ehci *ehci = dev_read_addr_ptr(dev);
|
|
struct ehci_mx5_priv_data *priv = dev_get_priv(dev);
|
|
enum usb_init_type type = plat->init_type;
|
|
struct ehci_hccr *hccr;
|
|
struct ehci_hcor *hcor;
|
|
int ret;
|
|
|
|
set_usboh3_clk();
|
|
enable_usboh3_clk(true);
|
|
set_usb_phy_clk();
|
|
enable_usb_phy1_clk(true);
|
|
enable_usb_phy2_clk(true);
|
|
mdelay(1);
|
|
|
|
priv->ehci = ehci;
|
|
priv->portnr = dev_seq(dev);
|
|
priv->init_type = type;
|
|
|
|
ret = device_get_supply_regulator(dev, "vbus-supply",
|
|
&priv->vbus_supply);
|
|
if (ret)
|
|
debug("%s: No vbus supply\n", dev->name);
|
|
|
|
if (!ret && priv->vbus_supply) {
|
|
ret = regulator_set_enable(priv->vbus_supply,
|
|
(type == USB_INIT_DEVICE) ?
|
|
false : true);
|
|
if (ret) {
|
|
puts("Error enabling VBUS supply\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
hccr = (struct ehci_hccr *)((uint32_t)&ehci->caplength);
|
|
hcor = (struct ehci_hcor *)((uint32_t)hccr +
|
|
HC_LENGTH(ehci_readl(&(hccr)->cr_capbase)));
|
|
setbits_le32(&ehci->usbmode, CM_HOST);
|
|
|
|
__raw_writel(CFG_MXC_USB_PORTSC, &ehci->portsc);
|
|
setbits_le32(&ehci->portsc, USB_EN);
|
|
|
|
mxc_set_usbcontrol(priv->portnr, CFG_MXC_USB_FLAGS);
|
|
mdelay(10);
|
|
|
|
return ehci_register(dev, hccr, hcor, &mx5_ehci_ops, 0,
|
|
priv->init_type);
|
|
}
|
|
|
|
static const struct udevice_id mx5_usb_ids[] = {
|
|
{ .compatible = "fsl,imx53-usb" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(usb_mx5) = {
|
|
.name = "ehci_mx5",
|
|
.id = UCLASS_USB,
|
|
.of_match = mx5_usb_ids,
|
|
.of_to_plat = ehci_usb_of_to_plat,
|
|
.probe = ehci_usb_probe,
|
|
.remove = ehci_deregister,
|
|
.ops = &ehci_usb_ops,
|
|
.plat_auto = sizeof(struct usb_plat),
|
|
.priv_auto = sizeof(struct ehci_mx5_priv_data),
|
|
.flags = DM_FLAG_ALLOC_PRIV_DMA,
|
|
};
|