mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 00:21:06 +00:00
6b24501438
Add PL bitstream dowload support for ZynqMP Bitstream will be validated by uboot and loaded to PL by invoking an smc instruction to ATF which route this request to PMU FW which will take care of loading it to PL Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
23 lines
684 B
Makefile
23 lines
684 B
Makefile
#
|
|
# (C) Copyright 2008
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-y += fpga.o
|
|
obj-$(CONFIG_FPGA_SPARTAN2) += spartan2.o
|
|
obj-$(CONFIG_FPGA_SPARTAN3) += spartan3.o
|
|
obj-$(CONFIG_FPGA_VIRTEX2) += virtex2.o
|
|
obj-$(CONFIG_FPGA_ZYNQPL) += zynqpl.o
|
|
obj-$(CONFIG_FPGA_ZYNQMPPL) += zynqmppl.o
|
|
obj-$(CONFIG_FPGA_XILINX) += xilinx.o
|
|
obj-$(CONFIG_FPGA_LATTICE) += ivm_core.o lattice.o
|
|
ifdef CONFIG_FPGA_ALTERA
|
|
obj-y += altera.o
|
|
obj-$(CONFIG_FPGA_ACEX1K) += ACEX1K.o
|
|
obj-$(CONFIG_FPGA_CYCLON2) += cyclon2.o
|
|
obj-$(CONFIG_FPGA_STRATIX_II) += stratixII.o
|
|
obj-$(CONFIG_FPGA_STRATIX_V) += stratixv.o
|
|
obj-$(CONFIG_FPGA_SOCFPGA) += socfpga.o
|
|
endif
|