mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 08:31:03 +00:00
a8092c021d
If the specified delay is very short, the cycle counter may go past the "end" time we are waiting for before we get around to reading it. Fix it by checking the different between the cycle count "now" and the cycle count at the beginning. This will work as long as the delay measured in number of cycles is below 2^31. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com> |
||
|---|---|---|
| .. | ||
| at32ap700x | ||
| atmel_mci.c | ||
| atmel_mci.h | ||
| cache.c | ||
| config.mk | ||
| cpu.c | ||
| exception.c | ||
| hsdramc.c | ||
| hsdramc1.h | ||
| hsmc3.h | ||
| interrupts.c | ||
| Makefile | ||
| pio.c | ||
| pio2.h | ||
| start.S | ||