mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 07:01:24 +00:00
90d0e38c1e
Signed-off-by: Lukasz Majewski <lukma@denx.de>
34 lines
814 B
C
34 lines
814 B
C
/*
|
|
* (C) Copyright 2009
|
|
* Stefano Babic, DENX Software Engineering, sbabic@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __SYS_PROTO_IMX6_
|
|
#define __SYS_PROTO_IMX6_
|
|
|
|
#include <asm/mach-imx/sys_proto.h>
|
|
#include <asm/arch/iomux.h>
|
|
|
|
#define USBPHY_PWD 0x00000000
|
|
|
|
#define USBPHY_PWD_RXPWDRX (1 << 20) /* receiver block power down */
|
|
|
|
#define is_usbotg_phy_active(void) (!(readl(USB_PHY0_BASE_ADDR + USBPHY_PWD) & \
|
|
USBPHY_PWD_RXPWDRX))
|
|
|
|
int imx6_pcie_toggle_power(void);
|
|
int imx6_pcie_toggle_reset(void);
|
|
|
|
/**
|
|
* iomuxc_set_rgmii_io_voltage - set voltage level of RGMII/USB pins
|
|
*
|
|
* @param io_vol - the voltage IO level of pins
|
|
*/
|
|
static inline void iomuxc_set_rgmii_io_voltage(int io_vol)
|
|
{
|
|
__raw_writel(io_vol, IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII);
|
|
}
|
|
|
|
#endif /* __SYS_PROTO_IMX6_ */
|