u-boot/arch/arm/mach-imx/imx8m
Peng Fan 2f3c92060d imx8m: workaround ROM serror
ROM SError happens on two cases:

1. ERR050342, on iMX8MQ HDCP enabled parts ROM writes to GPV1 register, but
when ROM patch lock is fused, this write will cause SError.

2. ERR050350, on iMX8MQ/MM/MN, when the field return fuse is burned, HAB
is field return mode, but the last 4K of ROM is still protected and cause
SError.

Since ROM mask SError until ATF unmask it, so then ATF always meets the
exception. This patch works around the issue in SPL by enabling SPL
Exception vectors table and the SError exception, take the exception
to eret immediately to clear the SError.

Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
2020-07-14 15:23:47 +08:00
..
clock_imx8mm.c imx8m: add eqos clk 2020-07-14 15:23:47 +08:00
clock_imx8mq.c common: Drop linux/delay.h from common header 2020-05-18 21:19:23 -04:00
clock_slice.c imx8m: update clock root and fix core_sel 2020-05-01 13:46:21 +02:00
imximage-8mm-lpddr4.cfg imx8m: add image cfg for i.MX8MM lpddr4 2019-10-08 16:36:36 +02:00
imximage-8mn-ddr4.cfg imx8m: add i.MX8MN ddr4 image cfg file 2019-11-05 10:27:18 +01:00
imximage-8mp-lpddr4.cfg imx: imx8m: add imximage-8mp-lpddr4.cfg 2020-01-08 13:20:09 +01:00
imximage.cfg imx: imx8m: introduce imximage cfg file 2019-01-01 14:12:18 +01:00
Kconfig imx: Add support for i.MX8MM Beacon EmbeddedWorks devkit. 2020-05-10 20:55:20 +02:00
lowlevel_init.S imx: rename mx8m,MX8M to imx8m,IMX8M 2019-01-01 14:12:18 +01:00
Makefile imx: imx8mp: add basic clock 2020-01-08 13:20:08 +01:00
soc.c imx8m: workaround ROM serror 2020-07-14 15:23:47 +08:00