mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
345b77baca
As ppc4xx currently only supports the deprecated nand_spl infrastructure and nobody seems to have time / resources to port this over to the newer SPL infrastructure, lets remove NAND booting completely. This should not affect the "normal", non NAND-booting ppc4xx platforms that are currently supported. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Wolfgang Denk <wd@denx.de> Cc: Tirumala Marri <tmarri@apm.com> Cc: Matthias Fuchs <matthias.fuchs@esd.eu> Cc: Masahiro Yamada <yamada.m@jp.panasonic.com> Cc: Tom Rini <trini@ti.com> Tested-by: Matthias Fuchs <matthias.fuchs@esd.eu>
81 lines
2 KiB
C
81 lines
2 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/* define DEBUG for debugging output (obviously ;-)) */
|
|
#if 0
|
|
#define DEBUG
|
|
#endif
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
#include <asm/ppc4xx-gpio.h>
|
|
|
|
extern void board_pll_init_f(void);
|
|
|
|
static void cram_bcr_write(u32 wr_val)
|
|
{
|
|
wr_val <<= 2;
|
|
|
|
/* set CRAM_CRE to 1 */
|
|
gpio_write_bit(CONFIG_SYS_GPIO_CRAM_CRE, 1);
|
|
|
|
/* Write BCR to CRAM on CS1 */
|
|
out32(wr_val + 0x00200000, 0);
|
|
debug("CRAM VAL: %08x for CS1 ", wr_val + 0x00200000);
|
|
|
|
/* Write BCR to CRAM on CS2 */
|
|
out32(wr_val + 0x02200000, 0);
|
|
debug("CRAM VAL: %08x for CS2\n", wr_val + 0x02200000);
|
|
|
|
sync();
|
|
eieio();
|
|
|
|
/* set CRAM_CRE back to 0 (normal operation) */
|
|
gpio_write_bit(CONFIG_SYS_GPIO_CRAM_CRE, 0);
|
|
|
|
return;
|
|
}
|
|
|
|
phys_size_t initdram(int board_type)
|
|
{
|
|
int i;
|
|
u32 val;
|
|
|
|
/* 1. EBC need to program READY, CLK, ADV for ASync mode */
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_CLK, GPIO_OUT, GPIO_SEL, GPIO_OUT_0);
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_ADV, GPIO_OUT, GPIO_SEL, GPIO_OUT_0);
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_CRE, GPIO_OUT, GPIO_SEL, GPIO_OUT_0);
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_WAIT, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG);
|
|
|
|
/* 2. EBC in Async mode */
|
|
mtebc(PB1AP, 0x078F1EC0);
|
|
mtebc(PB2AP, 0x078F1EC0);
|
|
mtebc(PB1CR, 0x000BC000);
|
|
mtebc(PB2CR, 0x020BC000);
|
|
|
|
/* 3. Set CRAM in Sync mode */
|
|
cram_bcr_write(0x7012); /* CRAM burst setting */
|
|
|
|
/* 4. EBC in Sync mode */
|
|
mtebc(PB1AP, 0x9C0201C0);
|
|
mtebc(PB2AP, 0x9C0201C0);
|
|
|
|
/* Set GPIO pins back to alternate function */
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_CLK, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG);
|
|
gpio_config(CONFIG_SYS_GPIO_CRAM_ADV, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG);
|
|
|
|
/* Config EBC to use RDY */
|
|
mfsdr(SDR0_ULTRA0, val);
|
|
mtsdr(SDR0_ULTRA0, val | SDR_ULTRA0_EBCRDYEN);
|
|
|
|
/* Wait a short while, since for NAND booting this is too fast */
|
|
for (i=0; i<200000; i++)
|
|
;
|
|
|
|
return (CONFIG_SYS_MBYTES_RAM << 20);
|
|
}
|