mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 11:18:28 +00:00
43a5f0df2f
This patch adds support for A320 evaluation board from Faraday. This board uses FA526 processor by default and has 512kB and 32MB NOR flash, 64M RAM. FA526 is an ARMv4 processor and uses the ARM920T source in this patch. Signed-off-by: Po-Yu Chuang <ratbert@faraday-tech.com>
146 lines
4.5 KiB
C
146 lines
4.5 KiB
C
/*
|
|
* (C) Copyright 2009 Faraday Technology
|
|
* Po-Yu Chuang <ratbert@faraday-tech.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
/*
|
|
* Power Management Unit
|
|
*/
|
|
#ifndef __FTPMU010_H
|
|
#define __FTPMU010_H
|
|
|
|
struct ftpmu010 {
|
|
unsigned int IDNMBR0; /* 0x00 */
|
|
unsigned int reserved0; /* 0x04 */
|
|
unsigned int OSCC; /* 0x08 */
|
|
unsigned int PMODE; /* 0x0C */
|
|
unsigned int PMCR; /* 0x10 */
|
|
unsigned int PED; /* 0x14 */
|
|
unsigned int PEDSR; /* 0x18 */
|
|
unsigned int reserved1; /* 0x1C */
|
|
unsigned int PMSR; /* 0x20 */
|
|
unsigned int PGSR; /* 0x24 */
|
|
unsigned int MFPSR; /* 0x28 */
|
|
unsigned int MISC; /* 0x2C */
|
|
unsigned int PDLLCR0; /* 0x30 */
|
|
unsigned int PDLLCR1; /* 0x34 */
|
|
unsigned int AHBMCLKOFF; /* 0x38 */
|
|
unsigned int APBMCLKOFF; /* 0x3C */
|
|
unsigned int DCSRCR0; /* 0x40 */
|
|
unsigned int DCSRCR1; /* 0x44 */
|
|
unsigned int DCSRCR2; /* 0x48 */
|
|
unsigned int SDRAMHTC; /* 0x4C */
|
|
unsigned int PSPR0; /* 0x50 */
|
|
unsigned int PSPR1; /* 0x54 */
|
|
unsigned int PSPR2; /* 0x58 */
|
|
unsigned int PSPR3; /* 0x5C */
|
|
unsigned int PSPR4; /* 0x60 */
|
|
unsigned int PSPR5; /* 0x64 */
|
|
unsigned int PSPR6; /* 0x68 */
|
|
unsigned int PSPR7; /* 0x6C */
|
|
unsigned int PSPR8; /* 0x70 */
|
|
unsigned int PSPR9; /* 0x74 */
|
|
unsigned int PSPR10; /* 0x78 */
|
|
unsigned int PSPR11; /* 0x7C */
|
|
unsigned int PSPR12; /* 0x80 */
|
|
unsigned int PSPR13; /* 0x84 */
|
|
unsigned int PSPR14; /* 0x88 */
|
|
unsigned int PSPR15; /* 0x8C */
|
|
unsigned int AHBDMA_RACCS; /* 0x90 */
|
|
unsigned int reserved2; /* 0x94 */
|
|
unsigned int reserved3; /* 0x98 */
|
|
unsigned int JSS; /* 0x9C */
|
|
unsigned int CFC_RACC; /* 0xA0 */
|
|
unsigned int SSP1_RACC; /* 0xA4 */
|
|
unsigned int UART1TX_RACC; /* 0xA8 */
|
|
unsigned int UART1RX_RACC; /* 0xAC */
|
|
unsigned int UART2TX_RACC; /* 0xB0 */
|
|
unsigned int UART2RX_RACC; /* 0xB4 */
|
|
unsigned int SDC_RACC; /* 0xB8 */
|
|
unsigned int I2SAC97_RACC; /* 0xBC */
|
|
unsigned int IRDATX_RACC; /* 0xC0 */
|
|
unsigned int reserved4; /* 0xC4 */
|
|
unsigned int USBD_RACC; /* 0xC8 */
|
|
unsigned int IRDARX_RACC; /* 0xCC */
|
|
unsigned int IRDA_RACC; /* 0xD0 */
|
|
unsigned int ED0_RACC; /* 0xD4 */
|
|
unsigned int ED1_RACC; /* 0xD8 */
|
|
};
|
|
|
|
/*
|
|
* ID Number 0 Register
|
|
*/
|
|
#define FTPMU010_ID_A320A 0x03200000
|
|
#define FTPMU010_ID_A320C 0x03200010
|
|
#define FTPMU010_ID_A320D 0x03200030
|
|
|
|
/*
|
|
* OSC Control Register
|
|
*/
|
|
#define FTPMU010_OSCC_OSCH_TRI (1 << 11)
|
|
#define FTPMU010_OSCC_OSCH_STABLE (1 << 9)
|
|
#define FTPMU010_OSCC_OSCH_OFF (1 << 8)
|
|
|
|
#define FTPMU010_OSCC_OSCL_TRI (1 << 3)
|
|
#define FTPMU010_OSCC_OSCL_RTCLSEL (1 << 2)
|
|
#define FTPMU010_OSCC_OSCL_STABLE (1 << 1)
|
|
#define FTPMU010_OSCC_OSCL_OFF (1 << 0)
|
|
|
|
/*
|
|
* Power Mode Register
|
|
*/
|
|
#define FTPMU010_PMODE_DIVAHBCLK_MASK (0x7 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK_2 (0x0 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK_3 (0x1 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK_4 (0x2 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK_6 (0x3 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK_8 (0x4 << 4)
|
|
#define FTPMU010_PMODE_DIVAHBCLK(pmode) (((pmode) >> 4) & 0x7)
|
|
#define FTPMU010_PMODE_FCS (1 << 2)
|
|
#define FTPMU010_PMODE_TURBO (1 << 1)
|
|
#define FTPMU010_PMODE_SLEEP (1 << 0)
|
|
|
|
/*
|
|
* Power Manager Status Register
|
|
*/
|
|
#define FTPMU010_PMSR_SMR (1 << 10)
|
|
|
|
#define FTPMU010_PMSR_RDH (1 << 2)
|
|
#define FTPMU010_PMSR_PH (1 << 1)
|
|
#define FTPMU010_PMSR_CKEHLOW (1 << 0)
|
|
|
|
/*
|
|
* Multi-Function Port Setting Register
|
|
*/
|
|
#define FTPMU010_MFPSR_MODEMPINSEL (1 << 14)
|
|
#define FTPMU010_MFPSR_AC97CLKOUTSEL (1 << 13)
|
|
#define FTPMU010_MFPSR_AC97PINSEL (1 << 3)
|
|
|
|
/*
|
|
* PLL/DLL Control Register 0
|
|
*/
|
|
#define FTPMU010_PDLLCR0_HCLKOUTDIS(cr0) (((cr0) >> 20) & 0xf)
|
|
#define FTPMU010_PDLLCR0_DLLFRAG (1 << 19)
|
|
#define FTPMU010_PDLLCR0_DLLSTSEL (1 << 18)
|
|
#define FTPMU010_PDLLCR0_DLLSTABLE (1 << 17)
|
|
#define FTPMU010_PDLLCR0_DLLDIS (1 << 16)
|
|
#define FTPMU010_PDLLCR0_PLL1NS(cr0) (((cr0) >> 3) & 0x1ff)
|
|
#define FTPMU010_PDLLCR0_PLL1STSEL (1 << 2)
|
|
#define FTPMU010_PDLLCR0_PLL1STABLE (1 << 1)
|
|
#define FTPMU010_PDLLCR0_PLL1DIS (1 << 0)
|
|
|
|
#endif /* __FTPMU010_H */
|