mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 15:53:02 +00:00
bde73b14f0
Newer DRAM initialization blobs from vendor can encode sdram info in a
new version 3 format. The new format makes use of more bits in sys_reg3
compared to the version 2 format.
Add basic support for detecting the version 3 format and decoding the
high bits used for ddrtype.
This fixes decode of sdram size on my RK3568 boards that have LPDDR4X.
Details on the new format was deciphered from vendor u-boot commit [1].
[1] c69667e0e2
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
96 lines
2.4 KiB
C
96 lines
2.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2017 Rockchip Electronics Co., Ltd.
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_SDRAM_H
|
|
#define _ASM_ARCH_SDRAM_H
|
|
|
|
enum {
|
|
DDR4 = 0,
|
|
DDR3 = 3,
|
|
LPDDR2 = 5,
|
|
LPDDR3 = 6,
|
|
LPDDR4 = 7,
|
|
LPDDR4X = 8,
|
|
LPDDR5 = 9,
|
|
DDR5 = 10,
|
|
UNUSED = 0xFF
|
|
};
|
|
|
|
/*
|
|
* sys_reg2 bitfield struct
|
|
* [31] row_3_4_ch1
|
|
* [30] row_3_4_ch0
|
|
* [29:28] chinfo
|
|
* [27] rank_ch1
|
|
* [26:25] cs0_col_ch1
|
|
* [24] bk_ch1
|
|
* [23:22] low bits of cs0_row_ch1
|
|
* [21:20] low bits of cs1_row_ch1
|
|
* [19:18] bw_ch1
|
|
* [17:16] dbw_ch1
|
|
* [15:13] low bits of ddrtype
|
|
* [12] channelnum
|
|
* [11] low bit of rank_ch0
|
|
* [10:9] cs0_col_ch0
|
|
* [8] bk_ch0
|
|
* [7:6] low bits of cs0_row_ch0
|
|
* [5:4] low bits of cs1_row_ch0
|
|
* [3:2] bw_ch0
|
|
* [1:0] dbw_ch0
|
|
*/
|
|
#define SYS_REG_DDRTYPE_SHIFT 13
|
|
#define SYS_REG_DDRTYPE_MASK 7
|
|
#define SYS_REG_NUM_CH_SHIFT 12
|
|
#define SYS_REG_NUM_CH_MASK 1
|
|
#define SYS_REG_ROW_3_4_SHIFT(ch) (30 + (ch))
|
|
#define SYS_REG_ROW_3_4_MASK 1
|
|
#define SYS_REG_CHINFO_SHIFT(ch) (28 + (ch))
|
|
#define SYS_REG_RANK_SHIFT(ch) (11 + (ch) * 16)
|
|
#define SYS_REG_RANK_MASK 1
|
|
#define SYS_REG_COL_SHIFT(ch) (9 + (ch) * 16)
|
|
#define SYS_REG_COL_MASK 3
|
|
#define SYS_REG_BK_SHIFT(ch) (8 + (ch) * 16)
|
|
#define SYS_REG_BK_MASK 1
|
|
#define SYS_REG_CS0_ROW_SHIFT(ch) (6 + (ch) * 16)
|
|
#define SYS_REG_CS0_ROW_MASK 3
|
|
#define SYS_REG_CS1_ROW_SHIFT(ch) (4 + (ch) * 16)
|
|
#define SYS_REG_CS1_ROW_MASK 3
|
|
#define SYS_REG_BW_SHIFT(ch) (2 + (ch) * 16)
|
|
#define SYS_REG_BW_MASK 3
|
|
#define SYS_REG_DBW_SHIFT(ch) ((ch) * 16)
|
|
#define SYS_REG_DBW_MASK 3
|
|
|
|
/*
|
|
* sys_reg3 bitfield struct
|
|
* [31:28] version
|
|
* [16] cs3_delta_row
|
|
* [15] cs2_delta_row
|
|
* [14] high bit of rank_ch0
|
|
* [13:12] high bits of ddrtype
|
|
* [7] high bit of cs0_row_ch1
|
|
* [6] high bit of cs1_row_ch1
|
|
* [5] high bit of cs0_row_ch0
|
|
* [4] high bit of cs1_row_ch0
|
|
* [3:2] cs1_col_ch1
|
|
* [1:0] cs1_col_ch0
|
|
*/
|
|
#define SYS_REG_VERSION_SHIFT 28
|
|
#define SYS_REG_VERSION_MASK 0xf
|
|
#define SYS_REG_EXTEND_DDRTYPE_SHIFT 12
|
|
#define SYS_REG_EXTEND_DDRTYPE_MASK 3
|
|
#define SYS_REG_EXTEND_CS0_ROW_SHIFT(ch) (5 + (ch) * 2)
|
|
#define SYS_REG_EXTEND_CS0_ROW_MASK 1
|
|
#define SYS_REG_EXTEND_CS1_ROW_SHIFT(ch) (4 + (ch) * 2)
|
|
#define SYS_REG_EXTEND_CS1_ROW_MASK 1
|
|
#define SYS_REG_CS1_COL_SHIFT(ch) (0 + (ch) * 2)
|
|
#define SYS_REG_CS1_COL_MASK 3
|
|
|
|
/* Get sdram size decode from reg */
|
|
size_t rockchip_sdram_size(phys_addr_t reg);
|
|
|
|
/* Called by U-Boot board_init_r for Rockchip SoCs */
|
|
int dram_init(void);
|
|
|
|
#endif
|