mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 07:01:24 +00:00
c978b52410
The Xtensa processor architecture is a configurable, extensible, and synthesizable 32-bit RISC processor core provided by Tensilica, inc. This is the second part of the basic architecture port, adding the 'arch/xtensa' directory and a readme file. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com>
18 lines
189 B
Text
18 lines
189 B
Text
menu "Xtensa architecture"
|
|
depends on XTENSA
|
|
|
|
config SYS_ARCH
|
|
string
|
|
default "xtensa"
|
|
|
|
config SYS_CPU
|
|
string "Xtensa Core Variant"
|
|
|
|
choice
|
|
prompt "Target select"
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
endmenu
|