mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 22:03:15 +00:00
fb6706cfda
This function have maintained for supporting Non-FDT. Now, Almost all SoC are changed to fdt style. So there are no that this function is called anywhere. Signed-off-by: Jaehoon Chung <jh80.chung@samsung.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
30 lines
818 B
C
30 lines
818 B
C
/*
|
|
* (C) Copyright 2012 SAMSUNG Electronics
|
|
* Jaehoon Chung <jh80.chung@samsung.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#define DWMCI_CLKSEL 0x09C
|
|
#define DWMCI_SET_SAMPLE_CLK(x) (x)
|
|
#define DWMCI_SET_DRV_CLK(x) ((x) << 16)
|
|
#define DWMCI_SET_DIV_RATIO(x) ((x) << 24)
|
|
|
|
#define EMMCP_MPSBEGIN0 0x1200
|
|
#define EMMCP_SEND0 0x1204
|
|
#define EMMCP_CTRL0 0x120C
|
|
|
|
#define MPSCTRL_SECURE_READ_BIT (0x1<<7)
|
|
#define MPSCTRL_SECURE_WRITE_BIT (0x1<<6)
|
|
#define MPSCTRL_NON_SECURE_READ_BIT (0x1<<5)
|
|
#define MPSCTRL_NON_SECURE_WRITE_BIT (0x1<<4)
|
|
#define MPSCTRL_USE_FUSE_KEY (0x1<<3)
|
|
#define MPSCTRL_ECB_MODE (0x1<<2)
|
|
#define MPSCTRL_ENCRYPTION (0x1<<1)
|
|
#define MPSCTRL_VALID (0x1<<0)
|
|
|
|
/* CLKSEL Register */
|
|
#define DWMCI_DIVRATIO_BIT 24
|
|
#define DWMCI_DIVRATIO_MASK 0x7
|
|
|
|
int exynos_dwmmc_init(const void *blob);
|