mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
3bbc48e8f1
Add PCIe reset gpio to the Bx50v3 devicetree and get get rid of CONFIG_PCIE_IMX_PERST_GPIO. Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
59 lines
1.2 KiB
Text
59 lines
1.2 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* Copyright 2019 Collabora Ltd
|
|
* Copyright 2019 General Electric Company
|
|
*/
|
|
|
|
/ {
|
|
bootcount {
|
|
compatible = "u-boot,bootcount-i2c-eeprom";
|
|
i2c-eeprom = <&bootcount>;
|
|
};
|
|
|
|
wdt-reboot {
|
|
compatible = "wdt-reboot";
|
|
wdt = <&wdog1>;
|
|
};
|
|
|
|
panel-lvds0 {
|
|
compatible = "simple-panel";
|
|
};
|
|
};
|
|
|
|
&eeprom {
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
vpd@0 {
|
|
reg = <0 800>;
|
|
};
|
|
|
|
bootcount: bootcount {
|
|
reg = <1022 2>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* This is not done in imx6q-ba16.dtsi, since that file is shared
|
|
* with the kernel and the kernel should not reset the PHY, since
|
|
* it lacks support for configuring the reserved registeres to
|
|
* avoid a board specific voltage peak issue.
|
|
*/
|
|
&fec {
|
|
phy-reset-gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
|
|
phy-reset-duration = <1>;
|
|
phy-reset-post-delay = <0>;
|
|
};
|
|
|
|
/*
|
|
* PCIe reset is not done in the file shared with the kernel, since
|
|
* this GPIO also resets other peripherals (i.e. not just PCIe).
|
|
* These peripherals are being initialized by U-Boot and should not
|
|
* be reset by the kernel, so it may not reset PCIe via this GPIO.
|
|
*/
|
|
&pcie {
|
|
reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>;
|
|
};
|