mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 22:20:45 +00:00
b7aef28953
RK3128 support up to 2GB DDR3 sdram, one channel, 32bit data width. This patch is only used for U-Boot, but not for SPL which will comes later, maybe after we merge all the common code into a common file. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
59 lines
1.2 KiB
C
59 lines
1.2 KiB
C
/*
|
|
* (C) Copyright 2017 Rockchip Electronics Co., Ltd.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <ram.h>
|
|
#include <syscon.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/grf_rk3128.h>
|
|
#include <asm/arch/sdram_common.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
struct dram_info {
|
|
struct ram_info info;
|
|
struct rk3128_grf *grf;
|
|
};
|
|
|
|
static int rk3128_dmc_probe(struct udevice *dev)
|
|
{
|
|
struct dram_info *priv = dev_get_priv(dev);
|
|
|
|
priv->grf = syscon_get_first_range(ROCKCHIP_SYSCON_GRF);
|
|
debug("%s: grf=%p\n", __func__, priv->grf);
|
|
priv->info.base = CONFIG_SYS_SDRAM_BASE;
|
|
priv->info.size = rockchip_sdram_size(
|
|
(phys_addr_t)&priv->grf->os_reg[1]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int rk3128_dmc_get_info(struct udevice *dev, struct ram_info *info)
|
|
{
|
|
struct dram_info *priv = dev_get_priv(dev);
|
|
|
|
*info = priv->info;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct ram_ops rk3128_dmc_ops = {
|
|
.get_info = rk3128_dmc_get_info,
|
|
};
|
|
|
|
static const struct udevice_id rk3128_dmc_ids[] = {
|
|
{ .compatible = "rockchip,rk3128-dmc" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(dmc_rk3128) = {
|
|
.name = "rockchip_rk3128_dmc",
|
|
.id = UCLASS_RAM,
|
|
.of_match = rk3128_dmc_ids,
|
|
.ops = &rk3128_dmc_ops,
|
|
.probe = rk3128_dmc_probe,
|
|
.priv_auto_alloc_size = sizeof(struct dram_info),
|
|
};
|