u-boot/drivers/net/phy/xilinx_gmii2rgmii.c
Siva Durga Prasad Paladugu f41e588c03 net: phy: Add gmiitorgmii converter support
This patch adds support for gmiitorgmii converter.
This converter sits between the MAC and the external phy
MAC <==> GMII2RGMII <==> RGMII_PHY.
The ethernet driver probes this bridge and this bridge driver
probes real phy driver and invokes the real phy functionalities
as requested. This bridge just needs to be configured based on
real phy negotiated speed and duplex.

Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2019-10-08 09:41:27 +02:00

144 lines
3.4 KiB
C

// SPDX-License-Identifier: GPL-2.0
/*
* Xilinx GMII2RGMII phy driver
*
* Copyright (C) 2018 Xilinx, Inc.
*/
#include <dm.h>
#include <phy.h>
#include <config.h>
#include <common.h>
DECLARE_GLOBAL_DATA_PTR;
#define ZYNQ_GMII2RGMII_REG 0x10
#define ZYNQ_GMII2RGMII_SPEED_MASK (BMCR_SPEED1000 | BMCR_SPEED100)
static int xilinxgmiitorgmii_config(struct phy_device *phydev)
{
struct phy_device *ext_phydev = phydev->priv;
debug("%s\n", __func__);
if (ext_phydev->drv->config)
ext_phydev->drv->config(ext_phydev);
return 0;
}
static int xilinxgmiitorgmii_extread(struct phy_device *phydev, int addr,
int devaddr, int regnum)
{
struct phy_device *ext_phydev = phydev->priv;
debug("%s\n", __func__);
if (ext_phydev->drv->readext)
ext_phydev->drv->readext(ext_phydev, addr, devaddr, regnum);
return 0;
}
static int xilinxgmiitorgmii_extwrite(struct phy_device *phydev, int addr,
int devaddr, int regnum, u16 val)
{
struct phy_device *ext_phydev = phydev->priv;
debug("%s\n", __func__);
if (ext_phydev->drv->writeext)
ext_phydev->drv->writeext(ext_phydev, addr, devaddr, regnum,
val);
return 0;
}
static int xilinxgmiitorgmii_startup(struct phy_device *phydev)
{
u16 val = 0;
struct phy_device *ext_phydev = phydev->priv;
debug("%s\n", __func__);
ext_phydev->dev = phydev->dev;
if (ext_phydev->drv->startup)
ext_phydev->drv->startup(ext_phydev);
val = phy_read(phydev, phydev->addr, ZYNQ_GMII2RGMII_REG);
val &= ~ZYNQ_GMII2RGMII_SPEED_MASK;
if (ext_phydev->speed == SPEED_1000)
val |= BMCR_SPEED1000;
else if (ext_phydev->speed == SPEED_100)
val |= BMCR_SPEED100;
phy_write(phydev, phydev->addr, ZYNQ_GMII2RGMII_REG, val |
BMCR_FULLDPLX);
phydev->duplex = ext_phydev->duplex;
phydev->speed = ext_phydev->speed;
phydev->link = ext_phydev->link;
return 0;
}
static int xilinxgmiitorgmii_probe(struct phy_device *phydev)
{
int ofnode = phydev->addr;
u32 phy_of_handle;
int ext_phyaddr = -1;
struct phy_device *ext_phydev;
debug("%s\n", __func__);
if (phydev->interface != PHY_INTERFACE_MODE_GMII) {
printf("Incorrect interface type\n");
return -EINVAL;
}
/*
* Read the phy address again as the one we read in ethernet driver
* was overwritten for the purpose of storing the ofnode
*/
phydev->addr = fdtdec_get_int(gd->fdt_blob, ofnode, "reg", -1);
phy_of_handle = fdtdec_lookup_phandle(gd->fdt_blob, ofnode,
"phy-handle");
if (phy_of_handle > 0)
ext_phyaddr = fdtdec_get_int(gd->fdt_blob,
phy_of_handle,
"reg", -1);
ext_phydev = phy_find_by_mask(phydev->bus,
1 << ext_phyaddr,
PHY_INTERFACE_MODE_RGMII);
if (!ext_phydev) {
printf("%s, No external phy device found\n", __func__);
return -EINVAL;
}
ext_phydev->node = offset_to_ofnode(phy_of_handle);
phydev->priv = ext_phydev;
debug("%s, gmii2rgmmi:0x%x, extphy:0x%x\n", __func__, phydev->addr,
ext_phyaddr);
phydev->flags |= PHY_FLAG_BROKEN_RESET;
return 0;
}
static struct phy_driver gmii2rgmii_driver = {
.name = "XILINX GMII2RGMII",
.uid = PHY_GMII2RGMII_ID,
.mask = 0xffffffff,
.features = PHY_GBIT_FEATURES,
.probe = xilinxgmiitorgmii_probe,
.config = xilinxgmiitorgmii_config,
.startup = xilinxgmiitorgmii_startup,
.writeext = xilinxgmiitorgmii_extwrite,
.readext = xilinxgmiitorgmii_extread,
};
int phy_xilinx_gmii2rgmii_init(void)
{
phy_register(&gmii2rgmii_driver);
return 0;
}