mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 22:03:15 +00:00
55b3ba4c2b
This is a little tricky since SoCFPGA has code to determine this as runtime. Introduce a guard variable for platforms to select if they have a static value to use. Then for ARCH_SOCFPGA, call cm_get_qspi_controller_clk_hz() and otherwise continue the previous behavior. Cc: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Tom Rini <trini@konsulko.com>
100 lines
2.9 KiB
C
100 lines
2.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2012
|
|
* Altera Corporation <www.altera.com>
|
|
*/
|
|
|
|
#ifndef __CADENCE_QSPI_H__
|
|
#define __CADENCE_QSPI_H__
|
|
|
|
#include <reset.h>
|
|
|
|
#define CQSPI_IS_ADDR(cmd_len) (cmd_len > 1 ? 1 : 0)
|
|
|
|
#define CQSPI_NO_DECODER_MAX_CS 4
|
|
#define CQSPI_DECODER_MAX_CS 16
|
|
#define CQSPI_READ_CAPTURE_MAX_DELAY 16
|
|
|
|
struct cadence_spi_plat {
|
|
unsigned int ref_clk_hz;
|
|
unsigned int max_hz;
|
|
void *regbase;
|
|
void *ahbbase;
|
|
bool is_decoded_cs;
|
|
u32 fifo_depth;
|
|
u32 fifo_width;
|
|
u32 trigger_address;
|
|
fdt_addr_t ahbsize;
|
|
bool use_dac_mode;
|
|
int read_delay;
|
|
u32 wr_delay;
|
|
|
|
/* Flash parameters */
|
|
u32 page_size;
|
|
u32 block_size;
|
|
u32 tshsl_ns;
|
|
u32 tsd2d_ns;
|
|
u32 tchsh_ns;
|
|
u32 tslch_ns;
|
|
|
|
/* Transaction protocol parameters. */
|
|
u8 inst_width;
|
|
u8 addr_width;
|
|
u8 data_width;
|
|
bool dtr;
|
|
};
|
|
|
|
struct cadence_spi_priv {
|
|
void *regbase;
|
|
void *ahbbase;
|
|
size_t cmd_len;
|
|
u8 cmd_buf[32];
|
|
size_t data_len;
|
|
|
|
int qspi_is_init;
|
|
unsigned int qspi_calibrated_hz;
|
|
unsigned int qspi_calibrated_cs;
|
|
unsigned int previous_hz;
|
|
|
|
struct reset_ctl_bulk *resets;
|
|
};
|
|
|
|
/* Functions call declaration */
|
|
void cadence_qspi_apb_controller_init(struct cadence_spi_plat *plat);
|
|
void cadence_qspi_apb_controller_enable(void *reg_base_addr);
|
|
void cadence_qspi_apb_controller_disable(void *reg_base_addr);
|
|
void cadence_qspi_apb_dac_mode_enable(void *reg_base);
|
|
|
|
int cadence_qspi_apb_command_read_setup(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_command_read(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_command_write_setup(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_command_write(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
|
|
int cadence_qspi_apb_read_setup(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_read_execute(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_write_setup(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
int cadence_qspi_apb_write_execute(struct cadence_spi_plat *plat,
|
|
const struct spi_mem_op *op);
|
|
|
|
void cadence_qspi_apb_chipselect(void *reg_base,
|
|
unsigned int chip_select, unsigned int decoder_enable);
|
|
void cadence_qspi_apb_set_clk_mode(void *reg_base, uint mode);
|
|
void cadence_qspi_apb_config_baudrate_div(void *reg_base,
|
|
unsigned int ref_clk_hz, unsigned int sclk_hz);
|
|
void cadence_qspi_apb_delay(void *reg_base,
|
|
unsigned int ref_clk, unsigned int sclk_hz,
|
|
unsigned int tshsl_ns, unsigned int tsd2d_ns,
|
|
unsigned int tchsh_ns, unsigned int tslch_ns);
|
|
void cadence_qspi_apb_enter_xip(void *reg_base, char xip_dummy);
|
|
void cadence_qspi_apb_readdata_capture(void *reg_base,
|
|
unsigned int bypass, unsigned int delay);
|
|
unsigned int cm_get_qspi_controller_clk_hz(void);
|
|
|
|
#endif /* __CADENCE_QSPI_H__ */
|