mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
8c17cbdf8a
Initialize EMIF OCP_CONFIG registers REG_COS_COUNT_1, REG_COS_COUNT_2, and REG_PR_OLD_COUNT field for Beaglebone-Black and am335x-evm. With the default values LCDC suffers from DMA FIFO underflows and frame synchronization lost errors. The initialization values are the highest that work flawlessly when heavy memory load is generated by CPU. 32bpp colors were used in the test. On BBB the video mode used 110MHz pixel clock. The mode supported by the panel of am335x-evm uses 30MHz pixel clock. Signed-off-by: Jyri Sarha <jsarha@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com>
82 lines
2.1 KiB
C
82 lines
2.1 KiB
C
/*
|
|
* board.h
|
|
*
|
|
* TI AM335x boards information header
|
|
*
|
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _BOARD_H_
|
|
#define _BOARD_H_
|
|
|
|
/**
|
|
* AM335X (EMIF_4D) EMIF REG_COS_COUNT_1, REG_COS_COUNT_2, and
|
|
* REG_PR_OLD_COUNT values to avoid LCDC DMA FIFO underflows and Frame
|
|
* Synchronization Lost errors. The values are the biggest that work
|
|
* reliably with offered video modes and the memory subsystem on the
|
|
* boards. These register have are briefly documented in "7.3.3.5.2
|
|
* Command Starvation" section of AM335x TRM. The REG_COS_COUNT_1 and
|
|
* REG_COS_COUNT_2 do not have any effect on current versions of
|
|
* AM335x.
|
|
*/
|
|
#define EMIF_OCP_CONFIG_BEAGLEBONE_BLACK 0x00141414
|
|
#define EMIF_OCP_CONFIG_AM335X_EVM 0x003d3d3d
|
|
|
|
static inline int board_is_bone(void)
|
|
{
|
|
return board_ti_is("A335BONE");
|
|
}
|
|
|
|
static inline int board_is_bone_lt(void)
|
|
{
|
|
return board_ti_is("A335BNLT");
|
|
}
|
|
|
|
static inline int board_is_bbg1(void)
|
|
{
|
|
return board_is_bone_lt() && !strncmp(board_ti_get_rev(), "BBG1", 4);
|
|
}
|
|
|
|
static inline int board_is_evm_sk(void)
|
|
{
|
|
return board_ti_is("A335X_SK");
|
|
}
|
|
|
|
static inline int board_is_idk(void)
|
|
{
|
|
return !strncmp(board_ti_get_config(), "SKU#02", 6);
|
|
}
|
|
|
|
static inline int board_is_gp_evm(void)
|
|
{
|
|
return board_ti_is("A33515BB");
|
|
}
|
|
|
|
static inline int board_is_evm_15_or_later(void)
|
|
{
|
|
return (board_is_gp_evm() &&
|
|
strncmp("1.5", board_ti_get_rev(), 3) <= 0);
|
|
}
|
|
|
|
static inline int board_is_icev2(void)
|
|
{
|
|
return board_ti_is("A335_ICE") && !strncmp("2", board_ti_get_rev(), 1);
|
|
}
|
|
|
|
/*
|
|
* We have three pin mux functions that must exist. We must be able to enable
|
|
* uart0, for initial output and i2c0 to read the main EEPROM. We then have a
|
|
* main pinmux function that can be overridden to enable all other pinmux that
|
|
* is required on the board.
|
|
*/
|
|
void enable_uart0_pin_mux(void);
|
|
void enable_uart1_pin_mux(void);
|
|
void enable_uart2_pin_mux(void);
|
|
void enable_uart3_pin_mux(void);
|
|
void enable_uart4_pin_mux(void);
|
|
void enable_uart5_pin_mux(void);
|
|
void enable_i2c0_pin_mux(void);
|
|
void enable_board_pin_mux(void);
|
|
#endif
|