mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
950eaf6230
It is difficult to track down fail to boot issues in the mxs SPL. Implement the following to make it easier: - Add debug outputs to allow tracing of SPL progress in order to track where failure to boot occurs. DEUBUG and CONFIG_SPL_SERIAL_SUPPORT must be defined to enable debug output in SPL - Add TODO comments where it is not clear if the code is doing what it is meant to be doing, even tough the board boots properly (these comments refer to existing code, not to any code added by this patch) Signed-off-by: Graeme Russ <gruss@tss-engineering.com>
360 lines
9.7 KiB
C
360 lines
9.7 KiB
C
/*
|
|
* Freescale i.MX28 RAM init
|
|
*
|
|
* Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
|
|
* on behalf of DENX Software Engineering GmbH
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <config.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <linux/compiler.h>
|
|
|
|
#include "mxs_init.h"
|
|
|
|
static uint32_t dram_vals[] = {
|
|
/*
|
|
* i.MX28 DDR2 at 200MHz
|
|
*/
|
|
#if defined(CONFIG_MX28)
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000100, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00010101, 0x01010101,
|
|
0x000f0f01, 0x0f02020a, 0x00000000, 0x00010101,
|
|
0x00000100, 0x00000100, 0x00000000, 0x00000002,
|
|
0x01010000, 0x07080403, 0x06005003, 0x0a0000c8,
|
|
0x02009c40, 0x0002030c, 0x0036a609, 0x031a0612,
|
|
0x02030202, 0x00c8001c, 0x00000000, 0x00000000,
|
|
0x00012100, 0xffff0303, 0x00012100, 0xffff0303,
|
|
0x00012100, 0xffff0303, 0x00012100, 0xffff0303,
|
|
0x00000003, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000612, 0x01000F02,
|
|
0x06120612, 0x00000200, 0x00020007, 0xf4004a27,
|
|
0xf4004a27, 0xf4004a27, 0xf4004a27, 0x07000300,
|
|
0x07000300, 0x07400300, 0x07400300, 0x00000005,
|
|
0x00000000, 0x00000000, 0x01000000, 0x01020408,
|
|
0x08040201, 0x000f1133, 0x00000000, 0x00001f04,
|
|
0x00001f04, 0x00001f04, 0x00001f04, 0x00001f04,
|
|
0x00001f04, 0x00001f04, 0x00001f04, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00010000, 0x00030404,
|
|
0x00000003, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0x00000000, 0x00000000, 0x01010000,
|
|
0x01000000, 0x03030000, 0x00010303, 0x01020202,
|
|
0x00000000, 0x02040303, 0x21002103, 0x00061200,
|
|
0x06120612, 0x04420442, 0x04420442, 0x00040004,
|
|
0x00040004, 0x00000000, 0x00000000, 0x00000000,
|
|
0x00000000, 0xffffffff
|
|
|
|
/*
|
|
* i.MX23 DDR at 133MHz
|
|
*/
|
|
#elif defined(CONFIG_MX23)
|
|
0x01010001, 0x00010100, 0x01000101, 0x00000001,
|
|
0x00000101, 0x00000000, 0x00010000, 0x01000001,
|
|
0x00000000, 0x00000001, 0x07000200, 0x00070202,
|
|
0x02020000, 0x04040a01, 0x00000201, 0x02040000,
|
|
0x02000000, 0x19000f08, 0x0d0d0000, 0x02021313,
|
|
0x02061521, 0x0000000a, 0x00080008, 0x00200020,
|
|
0x00200020, 0x00200020, 0x000003f7, 0x00000000,
|
|
0x00000000, 0x00000020, 0x00000020, 0x00c80000,
|
|
0x000a23cd, 0x000000c8, 0x00006665, 0x00000000,
|
|
0x00000101, 0x00040001, 0x00000000, 0x00000000,
|
|
0x00010000
|
|
#else
|
|
#error Unsupported memory initialization
|
|
#endif
|
|
};
|
|
|
|
__weak void mxs_adjust_memory_params(uint32_t *dram_vals)
|
|
{
|
|
debug("SPL: Using default SDRAM parameters\n");
|
|
}
|
|
|
|
#ifdef CONFIG_MX28
|
|
static void initialize_dram_values(void)
|
|
{
|
|
int i;
|
|
|
|
debug("SPL: Setting mx28 board specific SDRAM parameters\n");
|
|
mxs_adjust_memory_params(dram_vals);
|
|
|
|
debug("SPL: Applying SDRAM parameters\n");
|
|
for (i = 0; i < ARRAY_SIZE(dram_vals); i++)
|
|
writel(dram_vals[i], MXS_DRAM_BASE + (4 * i));
|
|
}
|
|
#else
|
|
static void initialize_dram_values(void)
|
|
{
|
|
int i;
|
|
|
|
debug("SPL: Setting mx23 board specific SDRAM parameters\n");
|
|
mxs_adjust_memory_params(dram_vals);
|
|
|
|
/*
|
|
* HW_DRAM_CTL27, HW_DRAM_CTL28 and HW_DRAM_CTL35 are not initialized as
|
|
* per FSL bootlets code.
|
|
*
|
|
* mx23 Reference Manual marks HW_DRAM_CTL27 and HW_DRAM_CTL28 as
|
|
* "reserved".
|
|
* HW_DRAM_CTL8 is setup as the last element.
|
|
* So skip the initialization of these HW_DRAM_CTL registers.
|
|
*/
|
|
debug("SPL: Applying SDRAM parameters\n");
|
|
for (i = 0; i < ARRAY_SIZE(dram_vals); i++) {
|
|
if (i == 8 || i == 27 || i == 28 || i == 35)
|
|
continue;
|
|
writel(dram_vals[i], MXS_DRAM_BASE + (4 * i));
|
|
}
|
|
|
|
/*
|
|
* Enable tRAS lockout in HW_DRAM_CTL08 ; it must be the last
|
|
* element to be set
|
|
*/
|
|
writel((1 << 24), MXS_DRAM_BASE + (4 * 8));
|
|
}
|
|
#endif
|
|
|
|
static void mxs_mem_init_clock(void)
|
|
{
|
|
struct mxs_clkctrl_regs *clkctrl_regs =
|
|
(struct mxs_clkctrl_regs *)MXS_CLKCTRL_BASE;
|
|
#if defined(CONFIG_MX23)
|
|
/* Fractional divider for ref_emi is 33 ; 480 * 18 / 33 = 266MHz */
|
|
const unsigned char divider = 33;
|
|
#elif defined(CONFIG_MX28)
|
|
/* Fractional divider for ref_emi is 21 ; 480 * 18 / 21 = 411MHz */
|
|
const unsigned char divider = 21;
|
|
#endif
|
|
|
|
debug("SPL: Initialising FRAC0\n");
|
|
|
|
/* Gate EMI clock */
|
|
writeb(CLKCTRL_FRAC_CLKGATE,
|
|
&clkctrl_regs->hw_clkctrl_frac0_set[CLKCTRL_FRAC0_EMI]);
|
|
|
|
/* Set fractional divider for ref_emi */
|
|
writeb(CLKCTRL_FRAC_CLKGATE | (divider & CLKCTRL_FRAC_FRAC_MASK),
|
|
&clkctrl_regs->hw_clkctrl_frac0[CLKCTRL_FRAC0_EMI]);
|
|
|
|
/* Ungate EMI clock */
|
|
writeb(CLKCTRL_FRAC_CLKGATE,
|
|
&clkctrl_regs->hw_clkctrl_frac0_clr[CLKCTRL_FRAC0_EMI]);
|
|
|
|
early_delay(11000);
|
|
|
|
/* Set EMI clock divider for EMI clock to 411 / 2 = 205MHz */
|
|
writel((2 << CLKCTRL_EMI_DIV_EMI_OFFSET) |
|
|
(1 << CLKCTRL_EMI_DIV_XTAL_OFFSET),
|
|
&clkctrl_regs->hw_clkctrl_emi);
|
|
|
|
/* Unbypass EMI */
|
|
writel(CLKCTRL_CLKSEQ_BYPASS_EMI,
|
|
&clkctrl_regs->hw_clkctrl_clkseq_clr);
|
|
|
|
early_delay(10000);
|
|
debug("SPL: FRAC0 Initialised\n");
|
|
}
|
|
|
|
static void mxs_mem_setup_cpu_and_hbus(void)
|
|
{
|
|
struct mxs_clkctrl_regs *clkctrl_regs =
|
|
(struct mxs_clkctrl_regs *)MXS_CLKCTRL_BASE;
|
|
|
|
debug("SPL: Setting CPU and HBUS clock frequencies\n");
|
|
|
|
/* Set fractional divider for ref_cpu to 480 * 18 / 19 = 454MHz
|
|
* and ungate CPU clock */
|
|
writeb(19 & CLKCTRL_FRAC_FRAC_MASK,
|
|
(uint8_t *)&clkctrl_regs->hw_clkctrl_frac0[CLKCTRL_FRAC0_CPU]);
|
|
|
|
/* Set CPU bypass */
|
|
writel(CLKCTRL_CLKSEQ_BYPASS_CPU,
|
|
&clkctrl_regs->hw_clkctrl_clkseq_set);
|
|
|
|
/* HBUS = 151MHz */
|
|
writel(CLKCTRL_HBUS_DIV_MASK, &clkctrl_regs->hw_clkctrl_hbus_set);
|
|
writel(((~3) << CLKCTRL_HBUS_DIV_OFFSET) & CLKCTRL_HBUS_DIV_MASK,
|
|
&clkctrl_regs->hw_clkctrl_hbus_clr);
|
|
|
|
early_delay(10000);
|
|
|
|
/* CPU clock divider = 1 */
|
|
clrsetbits_le32(&clkctrl_regs->hw_clkctrl_cpu,
|
|
CLKCTRL_CPU_DIV_CPU_MASK, 1);
|
|
|
|
/* Disable CPU bypass */
|
|
writel(CLKCTRL_CLKSEQ_BYPASS_CPU,
|
|
&clkctrl_regs->hw_clkctrl_clkseq_clr);
|
|
|
|
early_delay(15000);
|
|
}
|
|
|
|
static void mxs_mem_setup_vdda(void)
|
|
{
|
|
struct mxs_power_regs *power_regs =
|
|
(struct mxs_power_regs *)MXS_POWER_BASE;
|
|
|
|
debug("SPL: Configuring VDDA\n");
|
|
|
|
writel((0xc << POWER_VDDACTRL_TRG_OFFSET) |
|
|
(0x7 << POWER_VDDACTRL_BO_OFFSET_OFFSET) |
|
|
POWER_VDDACTRL_LINREG_OFFSET_1STEPS_BELOW,
|
|
&power_regs->hw_power_vddactrl);
|
|
}
|
|
|
|
uint32_t mxs_mem_get_size(void)
|
|
{
|
|
uint32_t sz, da;
|
|
uint32_t *vt = (uint32_t *)0x20;
|
|
/* The following is "subs pc, r14, #4", used as return from DABT. */
|
|
const uint32_t data_abort_memdetect_handler = 0xe25ef004;
|
|
|
|
/* Replace the DABT handler. */
|
|
da = vt[4];
|
|
vt[4] = data_abort_memdetect_handler;
|
|
|
|
sz = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
|
|
|
|
/* Restore the old DABT handler. */
|
|
vt[4] = da;
|
|
|
|
return sz;
|
|
}
|
|
|
|
#ifdef CONFIG_MX23
|
|
static void mx23_mem_setup_vddmem(void)
|
|
{
|
|
struct mxs_power_regs *power_regs =
|
|
(struct mxs_power_regs *)MXS_POWER_BASE;
|
|
|
|
debug("SPL: Setting mx23 VDDMEM\n");
|
|
|
|
/* We must wait before and after disabling the current limiter! */
|
|
early_delay(10000);
|
|
|
|
clrbits_le32(&power_regs->hw_power_vddmemctrl,
|
|
POWER_VDDMEMCTRL_ENABLE_ILIMIT);
|
|
|
|
early_delay(10000);
|
|
|
|
}
|
|
|
|
static void mx23_mem_init(void)
|
|
{
|
|
debug("SPL: Initialising mx23 SDRAM Controller\n");
|
|
|
|
/*
|
|
* Reset/ungate the EMI block. This is essential, otherwise the system
|
|
* suffers from memory instability. This thing is mx23 specific and is
|
|
* no longer present on mx28.
|
|
*/
|
|
mxs_reset_block((struct mxs_register_32 *)MXS_EMI_BASE);
|
|
|
|
mx23_mem_setup_vddmem();
|
|
|
|
/*
|
|
* Configure the DRAM registers
|
|
*/
|
|
|
|
/* Clear START and SREFRESH bit from DRAM_CTL8 */
|
|
clrbits_le32(MXS_DRAM_BASE + 0x20, (1 << 16) | (1 << 8));
|
|
|
|
initialize_dram_values();
|
|
|
|
/* Set START bit in DRAM_CTL8 */
|
|
setbits_le32(MXS_DRAM_BASE + 0x20, 1 << 16);
|
|
|
|
clrbits_le32(MXS_DRAM_BASE + 0x40, 1 << 17);
|
|
|
|
/* Wait for EMI_STAT bit DRAM_HALTED */
|
|
for (;;) {
|
|
if (!(readl(MXS_EMI_BASE + 0x10) & (1 << 1)))
|
|
break;
|
|
early_delay(1000);
|
|
}
|
|
|
|
/* Adjust EMI port priority. */
|
|
clrsetbits_le32(0x80020000, 0x1f << 16, 0x2);
|
|
early_delay(20000);
|
|
|
|
setbits_le32(MXS_DRAM_BASE + 0x40, 1 << 19);
|
|
setbits_le32(MXS_DRAM_BASE + 0x40, 1 << 11);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_MX28
|
|
static void mx28_mem_init(void)
|
|
{
|
|
struct mxs_pinctrl_regs *pinctrl_regs =
|
|
(struct mxs_pinctrl_regs *)MXS_PINCTRL_BASE;
|
|
|
|
debug("SPL: Initialising mx28 SDRAM Controller\n");
|
|
|
|
/* Set DDR2 mode */
|
|
writel(PINCTRL_EMI_DS_CTRL_DDR_MODE_DDR2,
|
|
&pinctrl_regs->hw_pinctrl_emi_ds_ctrl_set);
|
|
|
|
/*
|
|
* Configure the DRAM registers
|
|
*/
|
|
|
|
/* Clear START bit from DRAM_CTL16 */
|
|
clrbits_le32(MXS_DRAM_BASE + 0x40, 1);
|
|
|
|
initialize_dram_values();
|
|
|
|
/* Clear SREFRESH bit from DRAM_CTL17 */
|
|
clrbits_le32(MXS_DRAM_BASE + 0x44, 1);
|
|
|
|
/* Set START bit in DRAM_CTL16 */
|
|
setbits_le32(MXS_DRAM_BASE + 0x40, 1);
|
|
|
|
/* Wait for bit 20 (DRAM init complete) in DRAM_CTL58 */
|
|
while (!(readl(MXS_DRAM_BASE + 0xe8) & (1 << 20)))
|
|
;
|
|
}
|
|
#endif
|
|
|
|
void mxs_mem_init(void)
|
|
{
|
|
early_delay(11000);
|
|
|
|
mxs_mem_init_clock();
|
|
|
|
mxs_mem_setup_vdda();
|
|
|
|
#if defined(CONFIG_MX23)
|
|
mx23_mem_init();
|
|
#elif defined(CONFIG_MX28)
|
|
mx28_mem_init();
|
|
#endif
|
|
|
|
early_delay(10000);
|
|
|
|
mxs_mem_setup_cpu_and_hbus();
|
|
}
|