mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 17:10:11 +00:00
7a6577fed4
Add iMX8ULP DDR initialization driver which loads the DDR timing parameters and executes the training procedure. When enabling IMX8ULP_DRAM_PHY_PLL_BYPASS, using PHY PLL bypass mode to do DDR init Signed-off-by: Ye Li <ye.li@nxp.com>
2 lines
80 B
Text
2 lines
80 B
Text
source "drivers/ddr/imx/imx8m/Kconfig"
|
|
source "drivers/ddr/imx/imx8ulp/Kconfig"
|