mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
57be9172fc
We can generally trust the ICH to have GPIO Bank 0 (the first 32 pins) in the same place across all versions. This change adds two more banks, for up to 96 GPIOS. BUT: - Not all chipsets have the same number of GPIOs - Not all chipsets have the same number of GPIO banks - Not all chipsets put the additional banks at the same offset from GPIOBASE - There so many chipset variants that it's pretty much impossible to support them all, or even keep track of the new ones. So, although this adds suppport for the additional banks that seem to work for the particular variants of CougarPoint Mobile chipsets that we've tried, there's no chance it will support everything Intel produces. Good luck. Signed-off-by: Bill Richardson <wfrichar@chromium.org> Signed-off-by: Simon Glass <sjg@chromium.org> |
||
|---|---|---|
| .. | ||
| altera_pio.c | ||
| at91_gpio.c | ||
| bcm2835_gpio.c | ||
| da8xx_gpio.c | ||
| db8500_gpio.c | ||
| intel_ich6_gpio.c | ||
| kw_gpio.c | ||
| Makefile | ||
| mpc83xx_gpio.c | ||
| mvgpio.c | ||
| mvgpio.h | ||
| mvmfp.c | ||
| mxc_gpio.c | ||
| mxs_gpio.c | ||
| omap_gpio.c | ||
| pca953x.c | ||
| pca9698.c | ||
| s3c2440_gpio.c | ||
| s5p_gpio.c | ||
| sandbox.c | ||
| sh_pfc.c | ||
| spear_gpio.c | ||
| tegra_gpio.c | ||