Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-12-19 09:43:08 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/cmd/riscv
History
Heinrich Schuchardt ef5ccaae64 cmd/exception: test RISC-V 16 bit aligned instruction 
A 16 bit aligned instruction should generated an exception if the C
extension is not available.

Provide an 'extension ialign16' command for testing exception handling.

For testing build qemu-riscv64_defconfig with CONFIG_RISCV_ISA_C=n
and run with

    qemu-system-riscv64 -M virt -bios u-boot -nographic -cpu rv64,c=false

    => exception ialign16
    Unhandled exception: Instruction address misaligned
    EPC: 0000000087719138 RA: 0000000087719218 TVAL: 000000008771913e
    EPC: 0000000080020138 RA: 0000000080020218 reloc adjusted

    Code: 0113 0101 8067 0000 0113 ff01 3423 0011 (006f 0060)

Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2023-10-04 17:59:43 +08:00
..
exception.c cmd/exception: test RISC-V 16 bit aligned instruction 2023-10-04 17:59:43 +08:00
Makefile cmd: provide command sbi 2020-08-25 09:34:47 +08:00
sbi.c cmd/sbi: display new extensions 2023-08-10 10:57:56 +08:00