mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 00:03:24 +00:00
1bc527e8f4
Support added for HS and GP boot binaries for AM64x.
HS-SE:
* tiboot3-am64x_sr2-hs-evm.bin
* tispl.bin
* u-boot.img
HS-FS:
* tiboot3-am64x_sr2-hs-fs-evm.bin
* tispl.bin
* u-boot.img
GP:
* tiboot3.bin --> tiboot3-am64x-gp-evm.bin
* tispl.bin_unsigned
* u-boot.img_unsigned
Note that the bootflow followed by AM64x requires:
tiboot3.bin:
* R5 SPL
* R5 SPL dtbs
* sysfw
* board-cfg
* pm-cfg
* sec-cfg
* rm-cfg
tispl.bin:
* ATF
* OP-TEE
* A53 SPL
* A53 SPL dtbs
u-boot.img:
* A53 U-Boot
* A53 U-Boot dtbs
Reviewed-by: Simon Glass <sjg@chromium.org>
[afd@ti.com: changed output binary names appropriately]
Signed-off-by: Andrew Davis <afd@ti.com>
Signed-off-by: Neha Malcom Francis <n-francis@ti.com>
242 lines
3.7 KiB
Text
242 lines
3.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include "k3-am64x-binman.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &timer1;
|
|
};
|
|
|
|
aliases {
|
|
mmc1 = &sdhci1;
|
|
};
|
|
|
|
memory@80000000 {
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cbass_main{
|
|
bootph-pre-ram;
|
|
timer1: timer@2400000 {
|
|
compatible = "ti,omap5430-timer";
|
|
reg = <0x0 0x2400000 0x0 0x80>;
|
|
ti,timer-alwon;
|
|
clock-frequency = <200000000>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&main_conf {
|
|
bootph-pre-ram;
|
|
chipid@14 {
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
bootph-pre-ram;
|
|
main_i2c0_pins_default: main-i2c0-pins-default {
|
|
bootph-pre-ram;
|
|
pinctrl-single,pins = <
|
|
AM64X_IOPAD(0x0260, PIN_INPUT_PULLUP, 0) /* (A18) I2C0_SCL */
|
|
AM64X_IOPAD(0x0264, PIN_INPUT_PULLUP, 0) /* (B18) I2C0_SDA */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_i2c0 {
|
|
bootph-pre-ram;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_i2c0_pins_default>;
|
|
clock-frequency = <400000>;
|
|
|
|
tps65219: pmic@30 {
|
|
compatible = "ti,tps65219";
|
|
reg = <0x30>;
|
|
|
|
regulators {
|
|
buck1_reg: buck1 {
|
|
regulator-name = "VDD_CORE";
|
|
regulator-min-microvolt = <750000>;
|
|
regulator-max-microvolt = <750000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck2_reg: buck2 {
|
|
regulator-name = "VCC1V8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck3_reg: buck3 {
|
|
regulator-name = "VDD_LPDDR4";
|
|
regulator-min-microvolt = <1100000>;
|
|
regulator-max-microvolt = <1100000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo1_reg: ldo1 {
|
|
regulator-name = "VDDSHV_SD_IO_PMIC";
|
|
regulator-min-microvolt = <33000000>;
|
|
regulator-max-microvolt = <33000000>;
|
|
};
|
|
|
|
ldo2_reg: ldo2 {
|
|
regulator-name = "VDDAR_CORE";
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <850000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo3_reg: ldo3 {
|
|
regulator-name = "VDDA_1V8";
|
|
regulator-min-microvolt = <18000000>;
|
|
regulator-max-microvolt = <18000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo4_reg: ldo4 {
|
|
regulator-name = "VDD_PHY_2V5";
|
|
regulator-min-microvolt = <25000000>;
|
|
regulator-max-microvolt = <25000000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&main_uart0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&dmss {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&dmsc {
|
|
bootph-pre-ram;
|
|
k3_sysreset: sysreset-controller {
|
|
compatible = "ti,sci-sysreset";
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&k3_pds {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&k3_clks {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&k3_reset {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdhci0 {
|
|
status = "disabled";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdhci1 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_mmc1_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cpsw3g {
|
|
reg = <0x0 0x8000000 0x0 0x200000>,
|
|
<0x0 0x43000200 0x0 0x8>;
|
|
reg-names = "cpsw_nuss", "mac_efuse";
|
|
/delete-property/ ranges;
|
|
bootph-pre-ram;
|
|
|
|
cpsw-phy-sel@04044 {
|
|
compatible = "ti,am64-phy-gmii-sel";
|
|
reg = <0x0 0x43004044 0x0 0x8>;
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
ethernet-ports {
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cpsw_port2 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_bcdma {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_pktdma {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&rgmii1_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&rgmii2_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&mdio1_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&cpsw3g_phy1 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&main_usb0_pins_default {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&serdes_ln_ctrl {
|
|
u-boot,mux-autoprobe;
|
|
};
|
|
|
|
&usbss0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&usb0 {
|
|
dr_mode = "host";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&serdes_wiz0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&serdes0_usb_link {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&serdes0 {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&serdes_refclk {
|
|
bootph-pre-ram;
|
|
};
|