mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 02:20:25 +00:00
4021b4381d
Add a field to distinguish DDR3+ from (standard) DDR3. It also allows to delete CONFIG_DDR_STANDARD (this is not a software configuration, but a board attribute). Default DDR3 spec for each SoC: PH1-LD4, PH1-sLD8: DDR3+ Others: DDR3 Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
104 lines
3.1 KiB
C
104 lines
3.1 KiB
C
/*
|
|
* Copyright (C) 2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __MACH_INIT_H
|
|
#define __MACH_INIT_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define UNIPHIER_MAX_NR_DRAM_CH 3
|
|
|
|
struct uniphier_dram_ch {
|
|
unsigned long base;
|
|
unsigned long size;
|
|
unsigned int width;
|
|
};
|
|
|
|
struct uniphier_board_data {
|
|
unsigned int dram_freq;
|
|
unsigned int dram_nr_ch;
|
|
bool dram_ddr3plus;
|
|
struct uniphier_dram_ch dram_ch[UNIPHIER_MAX_NR_DRAM_CH];
|
|
};
|
|
|
|
const struct uniphier_board_data *uniphier_get_board_param(void);
|
|
|
|
int ph1_sld3_init(const struct uniphier_board_data *bd);
|
|
int ph1_ld4_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro4_init(const struct uniphier_board_data *bd);
|
|
int ph1_sld8_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro5_init(const struct uniphier_board_data *bd);
|
|
int proxstream2_init(const struct uniphier_board_data *bd);
|
|
|
|
#if defined(CONFIG_MICRO_SUPPORT_CARD)
|
|
int ph1_sld3_sbc_init(const struct uniphier_board_data *bd);
|
|
int ph1_ld4_sbc_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro4_sbc_init(const struct uniphier_board_data *bd);
|
|
int proxstream2_sbc_init(const struct uniphier_board_data *bd);
|
|
#else
|
|
static inline int ph1_sld3_sbc_init(const struct uniphier_board_data *bd)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int ph1_ld4_sbc_init(const struct uniphier_board_data *bd)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int ph1_pro4_sbc_init(const struct uniphier_board_data *bd)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int proxstream2_sbc_init(const struct uniphier_board_data *bd)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int ph1_sld3_bcu_init(const struct uniphier_board_data *bd);
|
|
int ph1_ld4_bcu_init(const struct uniphier_board_data *bd);
|
|
|
|
int memconf_init(const struct uniphier_board_data *bd);
|
|
int ph1_sld3_memconf_init(const struct uniphier_board_data *bd);
|
|
int proxstream2_memconf_init(const struct uniphier_board_data *bd);
|
|
|
|
int ph1_sld3_pll_init(const struct uniphier_board_data *bd);
|
|
int ph1_ld4_pll_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro4_pll_init(const struct uniphier_board_data *bd);
|
|
int ph1_sld8_pll_init(const struct uniphier_board_data *bd);
|
|
|
|
int ph1_sld3_enable_dpll_ssc(const struct uniphier_board_data *bd);
|
|
int ph1_ld4_enable_dpll_ssc(const struct uniphier_board_data *bd);
|
|
|
|
int ph1_ld4_early_clk_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro5_early_clk_init(const struct uniphier_board_data *bd);
|
|
int proxstream2_early_clk_init(const struct uniphier_board_data *bd);
|
|
|
|
int ph1_sld3_early_pin_init(const struct uniphier_board_data *bd);
|
|
|
|
int ph1_ld4_umc_init(const struct uniphier_board_data *bd);
|
|
int ph1_pro4_umc_init(const struct uniphier_board_data *bd);
|
|
int ph1_sld8_umc_init(const struct uniphier_board_data *bd);
|
|
int proxstream2_umc_init(const struct uniphier_board_data *bd);
|
|
|
|
void ph1_sld3_pin_init(void);
|
|
void ph1_ld4_pin_init(void);
|
|
void ph1_pro4_pin_init(void);
|
|
void ph1_sld8_pin_init(void);
|
|
void ph1_pro5_pin_init(void);
|
|
void proxstream2_pin_init(void);
|
|
void ph1_ld6b_pin_init(void);
|
|
|
|
void ph1_ld4_clk_init(void);
|
|
void ph1_pro4_clk_init(void);
|
|
void ph1_pro5_clk_init(void);
|
|
void proxstream2_clk_init(void);
|
|
|
|
#define pr_err(fmt, args...) printf(fmt, ##args)
|
|
|
|
#endif /* __MACH_INIT_H */
|