mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
1d3d0f1f1c
This patch add some common code for QCA/Atheros ath79 SOCs such as DDR tuning, chip reset and CPU detection. Signed-off-by: Wills Wang <wills.wang@live.com>
38 lines
836 B
C
38 lines
836 B
C
/*
|
|
* (C) Copyright 2002-2010
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_GBL_DATA_H
|
|
#define __ASM_GBL_DATA_H
|
|
|
|
#include <asm/regdef.h>
|
|
|
|
/* Architecture-specific global data */
|
|
struct arch_global_data {
|
|
#ifdef CONFIG_DYNAMIC_IO_PORT_BASE
|
|
unsigned long io_port_base;
|
|
#endif
|
|
#ifdef CONFIG_JZSOC
|
|
/* There are other clocks in the jz4740 */
|
|
unsigned long per_clk; /* Peripheral bus clock */
|
|
unsigned long dev_clk; /* Device clock */
|
|
unsigned long sys_clk;
|
|
unsigned long tbl;
|
|
unsigned long lastinc;
|
|
#endif
|
|
#ifdef CONFIG_ARCH_ATH79
|
|
unsigned long id;
|
|
unsigned long soc;
|
|
unsigned long rev;
|
|
unsigned long ver;
|
|
#endif
|
|
};
|
|
|
|
#include <asm-generic/global_data.h>
|
|
|
|
#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("k0")
|
|
|
|
#endif /* __ASM_GBL_DATA_H */
|