mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 09:30:10 +00:00
37c07c5b1f
Driver for the sysreset of Rockchip rk3188 socs. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com>
47 lines
980 B
C
47 lines
980 B
C
/*
|
|
* (C) Copyright 2015 Google, Inc
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <errno.h>
|
|
#include <sysreset.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/cru_rk3188.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <linux/err.h>
|
|
|
|
int rk3188_sysreset_request(struct udevice *dev, enum sysreset_t type)
|
|
{
|
|
struct rk3188_cru *cru = rockchip_get_cru();
|
|
|
|
if (IS_ERR(cru))
|
|
return PTR_ERR(cru);
|
|
switch (type) {
|
|
case SYSRESET_WARM:
|
|
rk_clrreg(&cru->cru_mode_con, 0xffff);
|
|
writel(0xeca8, &cru->cru_glb_srst_snd_value);
|
|
break;
|
|
case SYSRESET_COLD:
|
|
rk_clrreg(&cru->cru_mode_con, 0xffff);
|
|
writel(0xfdb9, &cru->cru_glb_srst_fst_value);
|
|
break;
|
|
default:
|
|
return -EPROTONOSUPPORT;
|
|
}
|
|
|
|
return -EINPROGRESS;
|
|
}
|
|
|
|
static struct sysreset_ops rk3188_sysreset = {
|
|
.request = rk3188_sysreset_request,
|
|
};
|
|
|
|
U_BOOT_DRIVER(sysreset_rk3188) = {
|
|
.name = "rk3188_sysreset",
|
|
.id = UCLASS_SYSRESET,
|
|
.ops = &rk3188_sysreset,
|
|
};
|