mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
3f2b4d7220
Add i.MX8ULP EVK basic support, support SD/I2C/ENET/LPUART Log as below: I would keep some debug info for now, and after we move to be stable and production launch, we could drop that. U-Boot SPL 2021.07-rc4-00164-gb800e19a6b (Jun 29 2021 - 10:23:30 +0800) Normal Boot upower_init: soc_id=48 upower_init: version:11.11.6 upower_init: start uPower RAM service user_upwr_rdy_callb: soc=b user_upwr_rdy_callb: RAM version:12.6 Turn on switches ok Turn on memories ok Clear DDR retention ok Poll for freq_chg_req on SIM register and change to F1 frequency. Poll for freq_chg_req on SIM register and change to F0 frequency. Poll for freq_chg_req on SIM register and change to F1 frequency. Poll for freq_chg_req on SIM register and change to F2 frequency. Poll for freq_chg_req on SIM register and change to F1 frequency. Poll for freq_chg_req on SIM register and change to F2 frequency. complete De-Skew PLL is locked and ready WDT: Not found! Trying to boot from BOOTROM image offset 0x8000, pagesize 0x200, ivt offset 0x0 Load image from 0x3a800 by ROM_API NOTICE: BL31: v2.4(release):imx_5.10.35_2.0.0_imx8ulp_er-10-gf37e59b94 NOTICE: BL31: Built : 01:56:58, Jun 29 2021 NOTICE: upower_init: start uPower RAM service NOTICE: user_upwr_rdy_callb: soc=b NOTICE: user_upwr_rdy_callb: RAM version:12.6 U-Boot 2021.07-rc4-00164-gb800e19a6b (Jun 29 2021 - 10:23:30 +0800) CPU: Freescale i.MX8ULP rev1.0 at 744 MHz Reset cause: POR Boot mode: Single boot Model: FSL i.MX8ULP EVK DRAM: 2 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 2 Loading Environment from MMC... *** Warning - bad CRC, using default environment In: serial@293a0000 Out: serial@293a0000 Err: serial@293a0000 Net: Warning: ethernet@29950000 (eth0) using random MAC address - 96:35:88:62:e0:44 eth0: ethernet@29950000 Hit any key to stop autoboot: 0 Signed-off-by: Peng Fan <peng.fan@nxp.com>
105 lines
2 KiB
C
105 lines
2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2021 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <spl.h>
|
|
#include <asm/io.h>
|
|
#include <errno.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/imx8ulp-pins.h>
|
|
#include <dm/uclass.h>
|
|
#include <dm/device.h>
|
|
#include <dm/uclass-internal.h>
|
|
#include <dm/device-internal.h>
|
|
#include <dm/lists.h>
|
|
#include <asm/arch/ddr.h>
|
|
#include <asm/arch/rdc.h>
|
|
#include <asm/arch/upower.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
void spl_dram_init(void)
|
|
{
|
|
init_clk_ddr();
|
|
ddr_init(&dram_timing);
|
|
}
|
|
|
|
u32 spl_boot_device(void)
|
|
{
|
|
return BOOT_DEVICE_BOOTROM;
|
|
}
|
|
|
|
int power_init_board(void)
|
|
{
|
|
u32 pmic_reg;
|
|
|
|
/* PMIC set bucks1-4 to PWM mode */
|
|
upower_pmic_i2c_read(0x10, &pmic_reg);
|
|
upower_pmic_i2c_read(0x14, &pmic_reg);
|
|
upower_pmic_i2c_read(0x21, &pmic_reg);
|
|
upower_pmic_i2c_read(0x2e, &pmic_reg);
|
|
|
|
upower_pmic_i2c_write(0x10, 0x3d);
|
|
upower_pmic_i2c_write(0x14, 0x7d);
|
|
upower_pmic_i2c_write(0x21, 0x7d);
|
|
upower_pmic_i2c_write(0x2e, 0x3d);
|
|
|
|
upower_pmic_i2c_read(0x10, &pmic_reg);
|
|
upower_pmic_i2c_read(0x14, &pmic_reg);
|
|
upower_pmic_i2c_read(0x21, &pmic_reg);
|
|
upower_pmic_i2c_read(0x2e, &pmic_reg);
|
|
|
|
/* Set buck3 to 1.1v OD */
|
|
upower_pmic_i2c_write(0x22, 0x28);
|
|
return 0;
|
|
}
|
|
|
|
void spl_board_init(void)
|
|
{
|
|
struct udevice *dev;
|
|
|
|
uclass_find_first_device(UCLASS_MISC, &dev);
|
|
|
|
for (; dev; uclass_find_next_device(&dev)) {
|
|
if (device_probe(dev))
|
|
continue;
|
|
}
|
|
|
|
board_early_init_f();
|
|
|
|
preloader_console_init();
|
|
|
|
puts("Normal Boot\n");
|
|
|
|
/* After AP set iomuxc0, the i2c can't work, Need M33 to set it now */
|
|
|
|
upower_init();
|
|
|
|
power_init_board();
|
|
|
|
/* DDR initialization */
|
|
spl_dram_init();
|
|
|
|
/* This must place after upower init, so access to MDA and MRC are valid */
|
|
/* Init XRDC MDA */
|
|
xrdc_init_mda();
|
|
|
|
/* Init XRDC MRC for VIDEO, DSP domains */
|
|
xrdc_init_mrc();
|
|
}
|
|
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
/* Clear the BSS. */
|
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
|
|
timer_init();
|
|
|
|
arch_cpu_init();
|
|
|
|
board_init_r(NULL, 0);
|
|
}
|