mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
9400f59267
Signed-off-by: Stefano Babic <sbabic@denx.de>
297 lines
7.9 KiB
C
297 lines
7.9 KiB
C
/*
|
|
*
|
|
* (c) 2009 Emcraft Systems, Ilya Yanok <yanok@emcraft.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <netdev.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/io.h>
|
|
#include <nand.h>
|
|
#include <fsl_pmic.h>
|
|
#include <asm/gpio.h>
|
|
#include "qong_fpga.h"
|
|
#include <watchdog.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#ifdef CONFIG_HW_WATCHDOG
|
|
void hw_watchdog_reset(void)
|
|
{
|
|
mxc_hw_watchdog_reset();
|
|
}
|
|
#endif
|
|
|
|
int dram_init (void)
|
|
{
|
|
/* dram_init must store complete ramsize in gd->ram_size */
|
|
gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
|
|
PHYS_SDRAM_1_SIZE);
|
|
return 0;
|
|
}
|
|
|
|
static void qong_fpga_reset(void)
|
|
{
|
|
gpio_set_value(QONG_FPGA_RST_PIN, 0);
|
|
udelay(30);
|
|
gpio_set_value(QONG_FPGA_RST_PIN, 1);
|
|
|
|
udelay(300);
|
|
}
|
|
|
|
int board_early_init_f (void)
|
|
{
|
|
#ifdef CONFIG_QONG_FPGA
|
|
/* CS1: FPGA/Network Controller/GPIO */
|
|
/* 16-bit, no DTACK */
|
|
__REG(CSCR_U(1)) = 0x00000A01;
|
|
__REG(CSCR_L(1)) = 0x20040501;
|
|
__REG(CSCR_A(1)) = 0x04020C00;
|
|
|
|
/* setup pins for FPGA */
|
|
mx31_gpio_mux(IOMUX_MODE(0x76, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(0x7e, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(0x91, MUX_CTL_OUT_FUNC | MUX_CTL_IN_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(0x92, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(0x93, MUX_CTL_GPIO));
|
|
|
|
/* FPGA reset Pin */
|
|
/* rstn = 0 */
|
|
gpio_direction_output(QONG_FPGA_RST_PIN, 0);
|
|
|
|
/* set interrupt pin as input */
|
|
gpio_direction_input(QONG_FPGA_IRQ_PIN);
|
|
|
|
/* FPGA JTAG Interface */
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SFS6, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SCK6, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_CAPTURE, MUX_CTL_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_COMPARE, MUX_CTL_GPIO));
|
|
gpio_direction_output(QONG_FPGA_TCK_PIN, 0);
|
|
gpio_direction_output(QONG_FPGA_TMS_PIN, 0);
|
|
gpio_direction_output(QONG_FPGA_TDI_PIN, 0);
|
|
gpio_direction_input(QONG_FPGA_TDO_PIN);
|
|
#endif
|
|
|
|
/* setup pins for UART1 */
|
|
mx31_gpio_mux(MUX_RXD1__UART1_RXD_MUX);
|
|
mx31_gpio_mux(MUX_TXD1__UART1_TXD_MUX);
|
|
mx31_gpio_mux(MUX_RTS1__UART1_RTS_B);
|
|
mx31_gpio_mux(MUX_CTS1__UART1_CTS_B);
|
|
|
|
/* setup pins for SPI (pmic) */
|
|
mx31_gpio_mux(MUX_CSPI2_SS0__CSPI2_SS0_B);
|
|
mx31_gpio_mux(MUX_CSPI2_MOSI__CSPI2_MOSI);
|
|
mx31_gpio_mux(MUX_CSPI2_MISO__CSPI2_MISO);
|
|
mx31_gpio_mux(MUX_CSPI2_SCLK__CSPI2_CLK);
|
|
mx31_gpio_mux(MUX_CSPI2_SPI_RDY__CSPI2_DATAREADY_B);
|
|
|
|
/* Setup pins for USB2 Host */
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_CLK, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_DIR, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_NXT, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_STP, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_DATA0, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_USBH2_DATA1, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_STXD3, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SRXD3, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SCK3, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SFS3, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_STXD6, MUX_CTL_FUNC));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_SRXD6, MUX_CTL_FUNC));
|
|
|
|
#define H2_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
|
|
PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
|
|
|
|
mx31_set_pad(MX31_PIN_USBH2_CLK, H2_PAD_CFG);
|
|
mx31_set_pad(MX31_PIN_USBH2_DIR, H2_PAD_CFG);
|
|
mx31_set_pad(MX31_PIN_USBH2_NXT, H2_PAD_CFG);
|
|
mx31_set_pad(MX31_PIN_USBH2_STP, H2_PAD_CFG);
|
|
mx31_set_pad(MX31_PIN_USBH2_DATA0, H2_PAD_CFG); /* USBH2_DATA0 */
|
|
mx31_set_pad(MX31_PIN_USBH2_DATA1, H2_PAD_CFG); /* USBH2_DATA1 */
|
|
mx31_set_pad(MX31_PIN_SRXD6, H2_PAD_CFG); /* USBH2_DATA2 */
|
|
mx31_set_pad(MX31_PIN_STXD6, H2_PAD_CFG); /* USBH2_DATA3 */
|
|
mx31_set_pad(MX31_PIN_SFS3, H2_PAD_CFG); /* USBH2_DATA4 */
|
|
mx31_set_pad(MX31_PIN_SCK3, H2_PAD_CFG); /* USBH2_DATA5 */
|
|
mx31_set_pad(MX31_PIN_SRXD3, H2_PAD_CFG); /* USBH2_DATA6 */
|
|
mx31_set_pad(MX31_PIN_STXD3, H2_PAD_CFG); /* USBH2_DATA7 */
|
|
|
|
writel(readl((IOMUXC_BASE + 0x8)) | (1 << 11), IOMUXC_BASE + 0x8);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
int board_init (void)
|
|
{
|
|
/* Chip selects */
|
|
/* CS0: Nor Flash #0 - it must be init'ed when executing from DDR */
|
|
/* Assumptions: HCLK = 133 MHz, tACC = 130ns */
|
|
__REG(CSCR_U(0)) = ((0 << 31) | /* SP */
|
|
(0 << 30) | /* WP */
|
|
(0 << 28) | /* BCD */
|
|
(0 << 24) | /* BCS */
|
|
(0 << 22) | /* PSZ */
|
|
(0 << 21) | /* PME */
|
|
(0 << 20) | /* SYNC */
|
|
(0 << 16) | /* DOL */
|
|
(3 << 14) | /* CNC */
|
|
(21 << 8) | /* WSC */
|
|
(0 << 7) | /* EW */
|
|
(0 << 4) | /* WWS */
|
|
(6 << 0) /* EDC */
|
|
);
|
|
|
|
__REG(CSCR_L(0)) = ((2 << 28) | /* OEA */
|
|
(1 << 24) | /* OEN */
|
|
(3 << 20) | /* EBWA */
|
|
(3 << 16) | /* EBWN */
|
|
(1 << 12) | /* CSA */
|
|
(1 << 11) | /* EBC */
|
|
(5 << 8) | /* DSZ */
|
|
(1 << 4) | /* CSN */
|
|
(0 << 3) | /* PSR */
|
|
(0 << 2) | /* CRE */
|
|
(0 << 1) | /* WRAP */
|
|
(1 << 0) /* CSEN */
|
|
);
|
|
|
|
__REG(CSCR_A(0)) = ((2 << 28) | /* EBRA */
|
|
(1 << 24) | /* EBRN */
|
|
(2 << 20) | /* RWA */
|
|
(2 << 16) | /* RWN */
|
|
(0 << 15) | /* MUM */
|
|
(0 << 13) | /* LAH */
|
|
(2 << 10) | /* LBN */
|
|
(0 << 8) | /* LBA */
|
|
(0 << 6) | /* DWW */
|
|
(0 << 4) | /* DCT */
|
|
(0 << 3) | /* WWU */
|
|
(0 << 2) | /* AGE */
|
|
(0 << 1) | /* CNC2 */
|
|
(0 << 0) /* FCE */
|
|
);
|
|
|
|
/* board id for linux */
|
|
gd->bd->bi_arch_number = MACH_TYPE_QONG;
|
|
gd->bd->bi_boot_params = (0x80000100); /* adress of boot parameters */
|
|
|
|
qong_fpga_init();
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_late_init(void)
|
|
{
|
|
u32 val;
|
|
|
|
/* Enable RTC battery */
|
|
val = pmic_reg_read(REG_POWER_CTL0);
|
|
pmic_reg_write(REG_POWER_CTL0, val | COINCHEN);
|
|
pmic_reg_write(REG_INT_STATUS1, RTCRSTI);
|
|
|
|
#ifdef CONFIG_HW_WATCHDOG
|
|
mxc_hw_watchdog_enable();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int checkboard (void)
|
|
{
|
|
printf("Board: DAVE/DENX Qong\n");
|
|
return 0;
|
|
}
|
|
|
|
int misc_init_r (void)
|
|
{
|
|
#ifdef CONFIG_QONG_FPGA
|
|
u32 tmp;
|
|
|
|
tmp = *(volatile u32*)QONG_FPGA_CTRL_VERSION;
|
|
printf("FPGA: ");
|
|
printf("version register = %u.%u.%u\n",
|
|
(tmp & 0xF000) >> 12, (tmp & 0x0F00) >> 8, tmp & 0x00FF);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
#if defined(CONFIG_QONG_FPGA) && defined(CONFIG_DNET)
|
|
return dnet_eth_initialize(0, (void *)CONFIG_DNET_BASE, -1);
|
|
#else
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
#if defined(CONFIG_QONG_FPGA) && defined(CONFIG_NAND_PLAT)
|
|
static void board_nand_setup(void)
|
|
{
|
|
|
|
/* CS3: NAND 8-bit */
|
|
__REG(CSCR_U(3)) = 0x00004f00;
|
|
__REG(CSCR_L(3)) = 0x20013b31;
|
|
__REG(CSCR_A(3)) = 0x00020800;
|
|
__REG(IOMUXC_GPR) |= 1 << 13;
|
|
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_NFC_WP, MUX_CTL_IN_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_NFC_CE, MUX_CTL_IN_GPIO));
|
|
mx31_gpio_mux(IOMUX_MODE(MUX_CTL_NFC_RB, MUX_CTL_IN_GPIO));
|
|
|
|
/* Make sure to reset the fpga else you cannot access NAND */
|
|
qong_fpga_reset();
|
|
|
|
/* Enable NAND flash */
|
|
gpio_set_value(15, 1);
|
|
gpio_set_value(14, 1);
|
|
gpio_direction_output(15, 0);
|
|
gpio_direction_input(16);
|
|
gpio_direction_input(14);
|
|
|
|
}
|
|
|
|
int qong_nand_rdy(void *chip)
|
|
{
|
|
udelay(1);
|
|
return gpio_get_value(16);
|
|
}
|
|
|
|
void qong_nand_select_chip(struct mtd_info *mtd, int chip)
|
|
{
|
|
if (chip >= 0)
|
|
gpio_set_value(15, 0);
|
|
else
|
|
gpio_set_value(15, 1);
|
|
|
|
}
|
|
|
|
void qong_nand_plat_init(void *chip)
|
|
{
|
|
struct nand_chip *nand = (struct nand_chip *)chip;
|
|
nand->chip_delay = 20;
|
|
nand->select_chip = qong_nand_select_chip;
|
|
nand->options &= ~NAND_BUSWIDTH_16;
|
|
board_nand_setup();
|
|
}
|
|
|
|
#endif
|