mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
148 lines
6.9 KiB
C
148 lines
6.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* This header file contains assembly-language definitions (assembly
|
|
* macros, etc.) for this specific Xtensa processor's TIE extensions
|
|
* and options. It is customized to this Xtensa processor configuration.
|
|
* This file is autogenerated, please do not edit.
|
|
*
|
|
* Copyright (C) 1999-2015 Cadence Design Systems Inc.
|
|
*/
|
|
|
|
#ifndef _XTENSA_CORE_TIE_ASM_H
|
|
#define _XTENSA_CORE_TIE_ASM_H
|
|
|
|
/* Selection parameter values for save-area save/restore macros: */
|
|
/* Option vs. TIE: */
|
|
#define XTHAL_SAS_TIE 0x0001 /* custom extension or coprocessor */
|
|
#define XTHAL_SAS_OPT 0x0002 /* optional (and not a coprocessor) */
|
|
#define XTHAL_SAS_ANYOT 0x0003 /* both of the above */
|
|
/* Whether used automatically by compiler: */
|
|
#define XTHAL_SAS_NOCC 0x0004 /* not used by compiler w/o special opts/code */
|
|
#define XTHAL_SAS_CC 0x0008 /* used by compiler without special opts/code */
|
|
#define XTHAL_SAS_ANYCC 0x000C /* both of the above */
|
|
/* ABI handling across function calls: */
|
|
#define XTHAL_SAS_CALR 0x0010 /* caller-saved */
|
|
#define XTHAL_SAS_CALE 0x0020 /* callee-saved */
|
|
#define XTHAL_SAS_GLOB 0x0040 /* global across function calls (in thread) */
|
|
#define XTHAL_SAS_ANYABI 0x0070 /* all of the above three */
|
|
/* Misc */
|
|
#define XTHAL_SAS_ALL 0xFFFF /* include all default NCP contents */
|
|
#define XTHAL_SAS3(optie,ccuse,abi) ( ((optie) & XTHAL_SAS_ANYOT) \
|
|
| ((ccuse) & XTHAL_SAS_ANYCC) \
|
|
| ((abi) & XTHAL_SAS_ANYABI) )
|
|
|
|
|
|
/*
|
|
* Macro to store all non-coprocessor (extra) custom TIE and optional state
|
|
* (not including zero-overhead loop registers).
|
|
* Required parameters:
|
|
* ptr Save area pointer address register (clobbered)
|
|
* (register must contain a 4 byte aligned address).
|
|
* at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
|
|
* registers are clobbered, the remaining are unused).
|
|
* Optional parameters:
|
|
* continue If macro invoked as part of a larger store sequence, set to 1
|
|
* if this is not the first in the sequence. Defaults to 0.
|
|
* ofs Offset from start of larger sequence (from value of first ptr
|
|
* in sequence) at which to store. Defaults to next available space
|
|
* (or 0 if <continue> is 0).
|
|
* select Select what category(ies) of registers to store, as a bitmask
|
|
* (see XTHAL_SAS_xxx constants). Defaults to all registers.
|
|
* alloc Select what category(ies) of registers to allocate; if any
|
|
* category is selected here that is not in <select>, space for
|
|
* the corresponding registers is skipped without doing any store.
|
|
*/
|
|
.macro xchal_ncp_store ptr at1 at2 at3 at4 continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0
|
|
xchal_sa_start \continue, \ofs
|
|
// Optional caller-saved registers used by default by the compiler:
|
|
.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\select)
|
|
xchal_sa_align \ptr, 0, 1016, 4, 4
|
|
rsr.ACCLO \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+0
|
|
rsr.ACCHI \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+4
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 8
|
|
.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\alloc)) == 0
|
|
xchal_sa_align \ptr, 0, 1016, 4, 4
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 8
|
|
.endif
|
|
// Optional caller-saved registers not used by default by the compiler:
|
|
.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)
|
|
xchal_sa_align \ptr, 0, 1004, 4, 4
|
|
rsr.SCOMPARE1 \at1 // conditional store option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+0
|
|
rsr.M0 \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+4
|
|
rsr.M1 \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+8
|
|
rsr.M2 \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+12
|
|
rsr.M3 \at1 // MAC16 option
|
|
s32i \at1, \ptr, .Lxchal_ofs_+16
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 20
|
|
.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0
|
|
xchal_sa_align \ptr, 0, 1004, 4, 4
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 20
|
|
.endif
|
|
.endm // xchal_ncp_store
|
|
|
|
/*
|
|
* Macro to load all non-coprocessor (extra) custom TIE and optional state
|
|
* (not including zero-overhead loop registers).
|
|
* Required parameters:
|
|
* ptr Save area pointer address register (clobbered)
|
|
* (register must contain a 4 byte aligned address).
|
|
* at1..at4 Four temporary address registers (first XCHAL_NCP_NUM_ATMPS
|
|
* registers are clobbered, the remaining are unused).
|
|
* Optional parameters:
|
|
* continue If macro invoked as part of a larger load sequence, set to 1
|
|
* if this is not the first in the sequence. Defaults to 0.
|
|
* ofs Offset from start of larger sequence (from value of first ptr
|
|
* in sequence) at which to load. Defaults to next available space
|
|
* (or 0 if <continue> is 0).
|
|
* select Select what category(ies) of registers to load, as a bitmask
|
|
* (see XTHAL_SAS_xxx constants). Defaults to all registers.
|
|
* alloc Select what category(ies) of registers to allocate; if any
|
|
* category is selected here that is not in <select>, space for
|
|
* the corresponding registers is skipped without doing any load.
|
|
*/
|
|
.macro xchal_ncp_load ptr at1 at2 at3 at4 continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0
|
|
xchal_sa_start \continue, \ofs
|
|
// Optional caller-saved registers used by default by the compiler:
|
|
.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\select)
|
|
xchal_sa_align \ptr, 0, 1016, 4, 4
|
|
l32i \at1, \ptr, .Lxchal_ofs_+0
|
|
wsr.ACCLO \at1 // MAC16 option
|
|
l32i \at1, \ptr, .Lxchal_ofs_+4
|
|
wsr.ACCHI \at1 // MAC16 option
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 8
|
|
.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\alloc)) == 0
|
|
xchal_sa_align \ptr, 0, 1016, 4, 4
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 8
|
|
.endif
|
|
// Optional caller-saved registers not used by default by the compiler:
|
|
.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)
|
|
xchal_sa_align \ptr, 0, 1004, 4, 4
|
|
l32i \at1, \ptr, .Lxchal_ofs_+0
|
|
wsr.SCOMPARE1 \at1 // conditional store option
|
|
l32i \at1, \ptr, .Lxchal_ofs_+4
|
|
wsr.M0 \at1 // MAC16 option
|
|
l32i \at1, \ptr, .Lxchal_ofs_+8
|
|
wsr.M1 \at1 // MAC16 option
|
|
l32i \at1, \ptr, .Lxchal_ofs_+12
|
|
wsr.M2 \at1 // MAC16 option
|
|
l32i \at1, \ptr, .Lxchal_ofs_+16
|
|
wsr.M3 \at1 // MAC16 option
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 20
|
|
.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0
|
|
xchal_sa_align \ptr, 0, 1004, 4, 4
|
|
.set .Lxchal_ofs_, .Lxchal_ofs_ + 20
|
|
.endif
|
|
.endm // xchal_ncp_load
|
|
|
|
|
|
#define XCHAL_NCP_NUM_ATMPS 1
|
|
|
|
#define XCHAL_SA_NUM_ATMPS 1
|
|
|
|
#endif /*_XTENSA_CORE_TIE_ASM_H*/
|