mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-27 13:33:40 +00:00
b80ec768a3
On i.MX8ULP, The dram config timing need to be saved into sram for ddr retention when APD enter PD mode, so add this support on i.MX8ULP. Reviewed-by: Ye Li <ye.li@nxp.com> Signed-off-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
18 lines
431 B
Text
18 lines
431 B
Text
menu "i.MX8ULP DDR controllers"
|
|
depends on ARCH_IMX8ULP
|
|
|
|
config IMX8ULP_DRAM
|
|
bool "imx8m dram"
|
|
|
|
config IMX8ULP_DRAM_PHY_PLL_BYPASS
|
|
bool "Enable the DDR PHY PLL bypass mode, so PHY clock is from DDR_CLK "
|
|
depends on IMX8ULP_DRAM
|
|
|
|
config SAVED_DRAM_TIMING_BASE
|
|
hex "Define the base address for saved dram timing"
|
|
help
|
|
The DRAM config timing data need to be saved into sram
|
|
for low power use.
|
|
default 0x2006c000
|
|
|
|
endmenu
|