mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-25 12:33:41 +00:00
26d61195f8
With3f66149d9fwe no longer have a common call fdt_fixup_ethernet. This was fine to do on PowerPC as they largely had calls already in ft_cpu_fixup. On ARM however we largely relied on this call. Rather than introduce a large number of changes to ft_cpu_fixup / ft_board_fixup we recognize that this is a common enough call that we should be doing it in a central location. Do it early enough that we can do any further updates in ft_cpu_fixup / ft_board_fixup. Cc: Gerd Hoffmann <kraxel@redhat.com> Cc: Chen-Yu Tsai <wens@csie.org> Cc: Maxime Ripard <maxime.ripard@free-electrons.com> Cc: Thomas Chou <thomas@wytron.com.tw> (maintainer:NIOS) Cc: York Sun <york.sun@nxp.com> (maintainer:POWERPC MPC85XX) Cc: Stefan Roese <sr@denx.de> (maintainer:POWERPC PPC4XX) Cc: Simon Glass <sjg@chromium.org> Cc: Joakim Tjernlund <Joakim.Tjernlund@infinera.com> Fixes:3f66149d9f("Remove extra fdt_fixup_ethernet() call") Signed-off-by: Tom Rini <trini@konsulko.com> Acked-by: Stefan Roese <sr@denx.de> Acked-by: York Sun <york.sun@nxp.com> Reviewed-by: Simon Glass <sjg@chromium.org>
130 lines
3.6 KiB
C
130 lines
3.6 KiB
C
/*
|
|
* Copyright 2007 Freescale Semiconductor, Inc.
|
|
*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <libfdt.h>
|
|
#include <fdt_support.h>
|
|
#include <asm/processor.h>
|
|
|
|
extern void ft_qe_setup(void *blob);
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#if defined(CONFIG_BOOTCOUNT_LIMIT) && \
|
|
(defined(CONFIG_QE) && !defined(CONFIG_MPC831x))
|
|
#include <linux/immap_qe.h>
|
|
|
|
void fdt_fixup_muram (void *blob)
|
|
{
|
|
ulong data[2];
|
|
|
|
data[0] = 0;
|
|
data[1] = QE_MURAM_SIZE - 2 * sizeof(unsigned long);
|
|
do_fixup_by_compat(blob, "fsl,qe-muram-data", "reg",
|
|
data, sizeof (data), 0);
|
|
}
|
|
#endif
|
|
|
|
void ft_cpu_setup(void *blob, bd_t *bd)
|
|
{
|
|
immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
|
|
int spridr = immr->sysconf.spridr;
|
|
|
|
/*
|
|
* delete crypto node if not on an E-processor
|
|
* initial revisions of the MPC834xE/6xE have the original SEC 2.0.
|
|
* EA revisions got the SEC uprevved to 2.4 but since the default device
|
|
* tree contains SEC 2.0 properties we uprev them here.
|
|
*/
|
|
if (!IS_E_PROCESSOR(spridr))
|
|
fdt_fixup_crypto_node(blob, 0);
|
|
else if (IS_E_PROCESSOR(spridr) &&
|
|
(SPR_FAMILY(spridr) == SPR_834X_FAMILY ||
|
|
SPR_FAMILY(spridr) == SPR_836X_FAMILY) &&
|
|
REVID_MAJOR(spridr) >= 2)
|
|
fdt_fixup_crypto_node(blob, 0x0204);
|
|
|
|
#if defined(CONFIG_HAS_ETH0) || defined(CONFIG_HAS_ETH1) ||\
|
|
defined(CONFIG_HAS_ETH2) || defined(CONFIG_HAS_ETH3) ||\
|
|
defined(CONFIG_HAS_ETH4) || defined(CONFIG_HAS_ETH5)
|
|
#ifdef CONFIG_MPC8313
|
|
/*
|
|
* mpc8313e erratum IPIC1 swapped TSEC interrupt ID numbers on rev. 1
|
|
* h/w (see AN3545). The base device tree in use has rev. 1 ID numbers,
|
|
* so if on Rev. 2 (and higher) h/w, we fix them up here
|
|
*/
|
|
if (REVID_MAJOR(immr->sysconf.spridr) >= 2) {
|
|
int nodeoffset, path;
|
|
const char *prop;
|
|
|
|
nodeoffset = fdt_path_offset(blob, "/aliases");
|
|
if (nodeoffset >= 0) {
|
|
#if defined(CONFIG_HAS_ETH0)
|
|
prop = fdt_getprop(blob, nodeoffset, "ethernet0", NULL);
|
|
if (prop) {
|
|
u32 tmp[] = { 32, 0x8, 33, 0x8, 34, 0x8 };
|
|
|
|
path = fdt_path_offset(blob, prop);
|
|
prop = fdt_getprop(blob, path, "interrupts",
|
|
NULL);
|
|
if (prop)
|
|
fdt_setprop(blob, path, "interrupts",
|
|
&tmp, sizeof(tmp));
|
|
}
|
|
#endif
|
|
#if defined(CONFIG_HAS_ETH1)
|
|
prop = fdt_getprop(blob, nodeoffset, "ethernet1", NULL);
|
|
if (prop) {
|
|
u32 tmp[] = { 35, 0x8, 36, 0x8, 37, 0x8 };
|
|
|
|
path = fdt_path_offset(blob, prop);
|
|
prop = fdt_getprop(blob, path, "interrupts",
|
|
NULL);
|
|
if (prop)
|
|
fdt_setprop(blob, path, "interrupts",
|
|
&tmp, sizeof(tmp));
|
|
}
|
|
#endif
|
|
}
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"timebase-frequency", (bd->bi_busfreq / 4), 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"clock-frequency", gd->arch.core_clk, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "soc", 4,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,soc",
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,soc",
|
|
"clock-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,immr",
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_compat_u32(blob, "fsl,immr",
|
|
"clock-frequency", bd->bi_busfreq, 1);
|
|
#ifdef CONFIG_QE
|
|
ft_qe_setup(blob);
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_NS16550
|
|
do_fixup_by_compat_u32(blob, "ns16550",
|
|
"clock-frequency", CONFIG_SYS_NS16550_CLK, 1);
|
|
#endif
|
|
|
|
fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
|
|
|
|
#if defined(CONFIG_BOOTCOUNT_LIMIT) && \
|
|
(defined(CONFIG_QE) && !defined(CONFIG_MPC831x))
|
|
fdt_fixup_muram (blob);
|
|
#endif
|
|
}
|