mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 12:45:42 +00:00
e230c579a3
reset cause is a generic functionality based on the soc cru registers in rockchip. This can be used for printing the cause of reset in cpuinfo or some other place where reset cause is needed. Other than cpuinfo, reset cause can also be using during bootcount for checking the specific reset cause and glow the led based on the reset cause. So, let's separate the reset cause code from cpuinfo, and add a check to build it for rk3399, rk3288 since these two soc are supporting reset cause as of now. Tested-by: Suniel Mahesh <sunil@amarulasolutions.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
35 lines
732 B
C
35 lines
732 B
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* (C) Copyright 2019 Amarula Solutions.
|
|
* Author: Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#ifndef _ROCKCHIP_CLOCK_H
|
|
#define _ROCKCHIP_CLOCK_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/bitops.h>
|
|
#endif
|
|
|
|
#if defined(CONFIG_ROCKCHIP_RK3288)
|
|
# include <asm/arch-rockchip/cru_rk3288.h>
|
|
#elif defined(CONFIG_ROCKCHIP_RK3399)
|
|
# include <asm/arch-rockchip/cru_rk3399.h>
|
|
#endif
|
|
|
|
/* CRU_GLB_RST_ST */
|
|
enum {
|
|
GLB_POR_RST,
|
|
FST_GLB_RST_ST = BIT(0),
|
|
SND_GLB_RST_ST = BIT(1),
|
|
FST_GLB_TSADC_RST_ST = BIT(2),
|
|
SND_GLB_TSADC_RST_ST = BIT(3),
|
|
FST_GLB_WDT_RST_ST = BIT(4),
|
|
SND_GLB_WDT_RST_ST = BIT(5),
|
|
};
|
|
|
|
#define MHz 1000000
|
|
|
|
char *get_reset_cause(void);
|
|
|
|
#endif /* _ROCKCHIP_CLOCK_H */
|