mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
97605d3ca3
Some of the USB code is still being built into SPL even when the
SPL menu options have it explicitly disabled for SPL. Unit there is
a better solution, This patch undefines CONFIG_USB_EHCI_OMAP when
building SPL which reduces the code and lets the board boot again.
Fixes: 25e4ff45b1 ("ARM: omap3_logic: Enable OMAP EHCI support
for SOM-LV Boards")
Signed-off-by: Adam Ford <aford173@gmail.com>
210 lines
6.4 KiB
C
210 lines
6.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2011 Logic Product Development <www.logicpd.com>
|
|
* Peter Barada <peter.barada@logicpd.com>
|
|
*
|
|
* Configuration settings for the Logic OMAP35x/DM37x SOM LV/Torpedo
|
|
* reference boards.
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/* High Level Configuration Options */
|
|
|
|
#include <configs/ti_omap3_common.h>
|
|
|
|
/*
|
|
* We are only ever GP parts and will utilize all of the "downloaded image"
|
|
* area in SRAM which starts at 0x40200000 and ends at 0x4020FFFF (64KB) in
|
|
* order to allow for BCH8 to fit in.
|
|
*/
|
|
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_REVISION_TAG
|
|
|
|
/* Hardware drivers */
|
|
|
|
/* I2C */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM AT24C64 */
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
#undef CONFIG_USB_EHCI_OMAP
|
|
#endif
|
|
#ifdef CONFIG_USB_EHCI_OMAP
|
|
#define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 4
|
|
#endif
|
|
|
|
/* Board NAND Info. */
|
|
#ifdef CONFIG_NAND
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
|
|
/* NAND devices */
|
|
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
|
#define CONFIG_SYS_NAND_PAGE_COUNT 64
|
|
#define CONFIG_SYS_NAND_PAGE_SIZE 2048
|
|
#define CONFIG_SYS_NAND_OOBSIZE 64
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
|
|
#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
|
|
#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, \
|
|
13, 14, 16, 17, 18, 19, 20, 21, 22, \
|
|
23, 24, 25, 26, 27, 28, 30, 31, 32, \
|
|
33, 34, 35, 36, 37, 38, 39, 40, 41, \
|
|
42, 44, 45, 46, 47, 48, 49, 50, 51, \
|
|
52, 53, 54, 55, 56}
|
|
|
|
#define CONFIG_SYS_NAND_ECCSIZE 512
|
|
#define CONFIG_SYS_NAND_ECCBYTES 13
|
|
#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW_DETECTION_SW
|
|
#define CONFIG_SYS_NAND_MAX_OOBFREE 2
|
|
#define CONFIG_SYS_NAND_MAX_ECCPOS 56
|
|
#endif
|
|
|
|
/* Environment information */
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
DEFAULT_LINUX_BOOT_ENV \
|
|
"mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \
|
|
"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
|
|
"mmcdev=0\0" \
|
|
"finduuid=part uuid mmc ${mmcdev}:2 uuid\0" \
|
|
"mmcrootfstype=ext4 rootwait\0" \
|
|
"nandroot=ubi0:rootfs rw ubi.mtd=fs noinitrd\0" \
|
|
"nandrootfstype=ubifs rootwait\0" \
|
|
"autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
|
|
"if run loadbootscript; then " \
|
|
"run bootscript; " \
|
|
"else " \
|
|
"run defaultboot;" \
|
|
"fi; " \
|
|
"else run defaultboot; fi\0" \
|
|
"defaultboot=run mmcramboot\0" \
|
|
"consoledevice=ttyS0\0" \
|
|
"setconsole=setenv console ${consoledevice},${baudrate}n8\0" \
|
|
"dump_bootargs=echo 'Bootargs: '; echo $bootargs\0" \
|
|
"rotation=0\0" \
|
|
"vrfb_arg=if itest ${rotation} -ne 0; then " \
|
|
"setenv bootargs ${bootargs} omapfb.vrfb=y " \
|
|
"omapfb.rotate=${rotation}; " \
|
|
"fi\0" \
|
|
"optargs=ignore_loglevel early_printk no_console_suspend\0" \
|
|
"common_bootargs=run setconsole; setenv bootargs " \
|
|
"${bootargs} "\
|
|
"console=${console} " \
|
|
"${mtdparts} "\
|
|
"${optargs}; " \
|
|
"run vrfb_arg\0" \
|
|
"loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \
|
|
"bootscript=echo 'Running bootscript from mmc ...'; " \
|
|
"source ${loadaddr}\0" \
|
|
"loadimage=mmc rescan; " \
|
|
"load mmc ${mmcdev} ${loadaddr} ${bootfile}\0" \
|
|
"ramdisksize=64000\0" \
|
|
"ramdiskimage=rootfs.ext2.gz.uboot\0" \
|
|
"loadramdisk=mmc rescan; " \
|
|
"load mmc ${mmcdev} ${rdaddr} ${ramdiskimage}\0" \
|
|
"ramargs=setenv bootargs "\
|
|
"root=/dev/ram rw ramdisk_size=${ramdisksize}\0" \
|
|
"mmcargs=setenv bootargs "\
|
|
"root=PARTUUID=${uuid} " \
|
|
"rootfstype=${mmcrootfstype} rw\0" \
|
|
"nandargs=setenv bootargs "\
|
|
"root=${nandroot} " \
|
|
"rootfstype=${nandrootfstype}\0" \
|
|
"nfsargs=setenv serverip ${tftpserver}; " \
|
|
"setenv bootargs root=/dev/nfs " \
|
|
"nfsroot=${nfsrootpath} " \
|
|
"ip=${ipaddr}:${tftpserver}:${gatewayip}:${netmask}::eth0:off\0" \
|
|
"nfsrootpath=/opt/nfs-exports/omap\0" \
|
|
"autoload=no\0" \
|
|
"fdtimage=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
|
|
"loadfdt=mmc rescan; " \
|
|
"load mmc ${mmcdev} ${fdtaddr} ${fdtimage}\0" \
|
|
"mmcbootcommon=echo Booting with DT from mmc${mmcdev} ...; " \
|
|
"run finduuid; "\
|
|
"run mmcargs; " \
|
|
"run common_bootargs; " \
|
|
"run dump_bootargs; " \
|
|
"run loadimage; " \
|
|
"run loadfdt;\0 " \
|
|
"mmcbootz=setenv bootfile zImage; " \
|
|
"run mmcbootcommon; "\
|
|
"bootz ${loadaddr} - ${fdtaddr}\0" \
|
|
"mmcboot=setenv bootfile uImage; "\
|
|
"run mmcbootcommon; "\
|
|
"bootm ${loadaddr} - ${fdtaddr}\0" \
|
|
"mmcrambootcommon=echo 'Booting kernel from MMC w/ramdisk...'; " \
|
|
"run ramargs; " \
|
|
"run common_bootargs; " \
|
|
"run dump_bootargs; " \
|
|
"run loadimage; " \
|
|
"run loadfdt; " \
|
|
"run loadramdisk\0" \
|
|
"mmcramboot=setenv bootfile uImage; " \
|
|
"run mmcrambootcommon; " \
|
|
"bootm ${loadaddr} ${rdaddr} ${fdtaddr}\0" \
|
|
"mmcrambootz=setenv bootfile zImage; " \
|
|
"run mmcrambootcommon; " \
|
|
"bootz ${loadaddr} ${rdaddr} ${fdtaddr}\0" \
|
|
"tftpboot=echo 'Booting kernel/ramdisk rootfs from tftp...'; " \
|
|
"run ramargs; " \
|
|
"run common_bootargs; " \
|
|
"run dump_bootargs; " \
|
|
"tftpboot ${loadaddr} ${zimage}; " \
|
|
"tftpboot ${rdaddr} ${ramdiskimage}; " \
|
|
"bootm ${loadaddr} ${rdaddr}\0" \
|
|
"tftpbootz=echo 'Booting kernel NFS rootfs...'; " \
|
|
"dhcp;" \
|
|
"run nfsargs;" \
|
|
"run common_bootargs;" \
|
|
"run dump_bootargs;" \
|
|
"tftpboot $loadaddr zImage;" \
|
|
"bootz $loadaddr\0" \
|
|
"nandbootcommon=echo 'Booting kernel from NAND...';" \
|
|
"run nandargs;" \
|
|
"run common_bootargs;" \
|
|
"run dump_bootargs;" \
|
|
"nand read ${loadaddr} kernel;" \
|
|
"nand read ${fdtaddr} spl-os;\0" \
|
|
"nandbootz=run nandbootcommon; "\
|
|
"bootz ${loadaddr} - ${fdtaddr}\0"\
|
|
"nandboot=run nandbootcommon; "\
|
|
"bootm ${loadaddr} - ${fdtaddr}\0"\
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"run autoboot"
|
|
|
|
/* Miscellaneous configurable options */
|
|
|
|
/* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
|
|
#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
|
|
0x01F00000) /* 31MB */
|
|
|
|
/* FLASH and environment organization */
|
|
|
|
/* **** PISMO SUPPORT *** */
|
|
#if defined(CONFIG_CMD_NAND)
|
|
#define CONFIG_SYS_FLASH_BASE 0x10000000
|
|
#endif
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
#define CONFIG_SYS_FLASH_SIZE 0x4000000
|
|
|
|
/* Monitor at start of flash */
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
|
|
#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
|
|
#define CONFIG_ENV_ADDR 0x260000
|
|
|
|
/* Defines for SPL */
|
|
|
|
/* NAND: SPL falcon mode configs */
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
|
#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
|
|
#endif
|
|
|
|
#endif /* __CONFIG_H */
|