mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 21:24:29 +00:00
9e9dfc1fc4
Add OSPI DT nodes to enable OSPI at U-Boot prompt and also to support OSPI boot. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
105 lines
2.8 KiB
Text
105 lines
2.8 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Device Tree Source for AM6 SoC Family MCU Domain peripherals
|
|
*
|
|
* Copyright (C) 2016-2019 Texas Instruments Incorporated - http://www.ti.com/
|
|
*/
|
|
|
|
&cbass_mcu {
|
|
mcu_uart0: serial@40a00000 {
|
|
compatible = "ti,am654-uart";
|
|
reg = <0x00 0x40a00000 0x00 0x100>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
|
|
clock-frequency = <96000000>;
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
mcu_i2c0: i2c@40b00000 {
|
|
compatible = "ti,am654-i2c", "ti,omap4-i2c";
|
|
reg = <0x0 0x40b00000 0x0 0x100>;
|
|
interrupts = <GIC_SPI 564 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clock-names = "fck";
|
|
clocks = <&k3_clks 114 1>;
|
|
power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>;
|
|
};
|
|
|
|
mcu_r5fss0: r5fss@41000000 {
|
|
compatible = "ti,am654-r5fss";
|
|
lockstep-mode = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x41000000 0x00 0x41000000 0x20000>,
|
|
<0x41400000 0x00 0x41400000 0x20000>;
|
|
power-domains = <&k3_pds 129 TI_SCI_PD_EXCLUSIVE>;
|
|
|
|
mcu_r5fss0_core0: r5f@41000000 {
|
|
compatible = "ti,am654-r5f";
|
|
reg = <0x41000000 0x00008000>,
|
|
<0x41010000 0x00008000>;
|
|
reg-names = "atcm", "btcm";
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-dev-id = <159>;
|
|
ti,sci-proc-ids = <0x01 0xFF>;
|
|
resets = <&k3_reset 159 1>;
|
|
atcm-enable = <1>;
|
|
btcm-enable = <1>;
|
|
loczrama = <1>;
|
|
};
|
|
|
|
mcu_r5fss0_core1: r5f@41400000 {
|
|
compatible = "ti,am654-r5f";
|
|
reg = <0x41400000 0x00008000>,
|
|
<0x41410000 0x00008000>;
|
|
reg-names = "atcm", "btcm";
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-dev-id = <245>;
|
|
ti,sci-proc-ids = <0x02 0xFF>;
|
|
resets = <&k3_reset 245 1>;
|
|
atcm-enable = <1>;
|
|
btcm-enable = <1>;
|
|
loczrama = <1>;
|
|
};
|
|
};
|
|
|
|
fss: fss@47000000 {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
ospi0: spi@47040000 {
|
|
compatible = "ti,am654-ospi", "cdns,qspi-nor";
|
|
reg = <0x0 0x47040000 0x0 0x100>,
|
|
<0x5 0x00000000 0x1 0x0000000>;
|
|
interrupts = <GIC_SPI 552 IRQ_TYPE_LEVEL_HIGH>;
|
|
cdns,fifo-depth = <256>;
|
|
cdns,fifo-width = <4>;
|
|
cdns,trigger-address = <0x0>;
|
|
clocks = <&k3_clks 248 0>;
|
|
assigned-clocks = <&k3_clks 248 0>;
|
|
assigned-clock-parents = <&k3_clks 248 2>;
|
|
assigned-clock-rates = <166666666>;
|
|
power-domains = <&k3_pds 248 TI_SCI_PD_EXCLUSIVE>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
ospi1: spi@47050000 {
|
|
compatible = "ti,am654-ospi", "cdns,qspi-nor";
|
|
reg = <0x0 0x47050000 0x0 0x100>,
|
|
<0x7 0x00000000 0x1 0x00000000>;
|
|
interrupts = <GIC_SPI 553 IRQ_TYPE_LEVEL_HIGH>;
|
|
cdns,fifo-depth = <256>;
|
|
cdns,fifo-width = <4>;
|
|
cdns,trigger-address = <0x0>;
|
|
clocks = <&k3_clks 249 6>;
|
|
power-domains = <&k3_pds 249 TI_SCI_PD_EXCLUSIVE>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
};
|