mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
9b5eeb4572
Updates the board configuration to enable use of the PCA9547 I2C mux. Signed-off-by: Stephen Carlson <stcarlso@linux.microsoft.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
456 lines
8.8 KiB
C
456 lines
8.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2014 Freescale Semiconductor, Inc.
|
|
* Copyright 2019 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clock_legacy.h>
|
|
#include <fdt_support.h>
|
|
#include <i2c.h>
|
|
#include <init.h>
|
|
#include <log.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/immap_ls102xa.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
#include <asm/arch/ls102xa_soc.h>
|
|
#include <asm/arch/ls102xa_devdis.h>
|
|
#include <hwconfig.h>
|
|
#include <mmc.h>
|
|
#include <fsl_csu.h>
|
|
#include <fsl_ifc.h>
|
|
#include <fsl_sec.h>
|
|
#include <spl.h>
|
|
#include <fsl_devdis.h>
|
|
#include <fsl_validate.h>
|
|
#include <fsl_ddr.h>
|
|
#include "../common/i2c_mux.h"
|
|
#include "../common/sleep.h"
|
|
#include "../common/qixis.h"
|
|
#include "ls1021aqds_qixis.h"
|
|
#ifdef CONFIG_U_QE
|
|
#include <fsl_qe.h>
|
|
#endif
|
|
|
|
#define PIN_MUX_SEL_CAN 0x03
|
|
#define PIN_MUX_SEL_IIC2 0xa0
|
|
#define PIN_MUX_SEL_RGMII 0x00
|
|
#define PIN_MUX_SEL_SAI 0x0c
|
|
#define PIN_MUX_SEL_SDHC 0x00
|
|
|
|
#define SET_SDHC_MUX_SEL(reg, value) ((reg & 0x0f) | value)
|
|
#define SET_EC_MUX_SEL(reg, value) ((reg & 0xf0) | value)
|
|
enum {
|
|
MUX_TYPE_CAN,
|
|
MUX_TYPE_IIC2,
|
|
MUX_TYPE_RGMII,
|
|
MUX_TYPE_SAI,
|
|
MUX_TYPE_SDHC,
|
|
MUX_TYPE_SD_PCI4,
|
|
MUX_TYPE_SD_PC_SA_SG_SG,
|
|
MUX_TYPE_SD_PC_SA_PC_SG,
|
|
MUX_TYPE_SD_PC_SG_SG,
|
|
};
|
|
|
|
enum {
|
|
GE0_CLK125,
|
|
GE2_CLK125,
|
|
GE1_CLK125,
|
|
};
|
|
|
|
int checkboard(void)
|
|
{
|
|
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
|
char buf[64];
|
|
#endif
|
|
#if !defined(CONFIG_SD_BOOT) && !defined(CONFIG_QSPI_BOOT)
|
|
u8 sw;
|
|
#endif
|
|
|
|
puts("Board: LS1021AQDS\n");
|
|
|
|
#ifdef CONFIG_SD_BOOT
|
|
puts("SD\n");
|
|
#elif CONFIG_QSPI_BOOT
|
|
puts("QSPI\n");
|
|
#else
|
|
sw = QIXIS_READ(brdcfg[0]);
|
|
sw = (sw & QIXIS_LBMAP_MASK) >> QIXIS_LBMAP_SHIFT;
|
|
|
|
if (sw < 0x8)
|
|
printf("vBank: %d\n", sw);
|
|
else if (sw == 0x8)
|
|
puts("PromJet\n");
|
|
else if (sw == 0x9)
|
|
puts("NAND\n");
|
|
else if (sw == 0x15)
|
|
printf("IFCCard\n");
|
|
else
|
|
printf("invalid setting of SW%u\n", QIXIS_LBMAP_SWITCH);
|
|
#endif
|
|
|
|
#if !defined(CONFIG_QSPI_BOOT) && !defined(CONFIG_SD_BOOT_QSPI)
|
|
printf("Sys ID:0x%02x, Sys Ver: 0x%02x\n",
|
|
QIXIS_READ(id), QIXIS_READ(arch));
|
|
|
|
printf("FPGA: v%d (%s), build %d\n",
|
|
(int)QIXIS_READ(scver), qixis_read_tag(buf),
|
|
(int)qixis_read_minor());
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
unsigned long get_board_sys_clk(void)
|
|
{
|
|
u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
|
|
|
|
switch (sysclk_conf & 0x0f) {
|
|
case QIXIS_SYSCLK_64:
|
|
return 64000000;
|
|
case QIXIS_SYSCLK_83:
|
|
return 83333333;
|
|
case QIXIS_SYSCLK_100:
|
|
return 100000000;
|
|
case QIXIS_SYSCLK_125:
|
|
return 125000000;
|
|
case QIXIS_SYSCLK_133:
|
|
return 133333333;
|
|
case QIXIS_SYSCLK_150:
|
|
return 150000000;
|
|
case QIXIS_SYSCLK_160:
|
|
return 160000000;
|
|
case QIXIS_SYSCLK_166:
|
|
return 166666666;
|
|
}
|
|
return 66666666;
|
|
}
|
|
|
|
unsigned long get_board_ddr_clk(void)
|
|
{
|
|
u8 ddrclk_conf = QIXIS_READ(brdcfg[1]);
|
|
|
|
switch ((ddrclk_conf & 0x30) >> 4) {
|
|
case QIXIS_DDRCLK_100:
|
|
return 100000000;
|
|
case QIXIS_DDRCLK_125:
|
|
return 125000000;
|
|
case QIXIS_DDRCLK_133:
|
|
return 133333333;
|
|
}
|
|
return 66666666;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
/*
|
|
* When resuming from deep sleep, the I2C channel may not be
|
|
* in the default channel. So, switch to the default channel
|
|
* before accessing DDR SPD.
|
|
*
|
|
* PCA9547(0x77) mount on I2C1 bus
|
|
*/
|
|
select_i2c_ch_pca9547(I2C_MUX_CH_DEFAULT, 0);
|
|
return fsl_initdram();
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR;
|
|
|
|
#ifdef CONFIG_TSEC_ENET
|
|
/* clear BD & FR bits for BE BD's and frame data */
|
|
clrbits_be32(&scfg->etsecdmamcr, SCFG_ETSECDMAMCR_LE_BD_FR);
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_IFC
|
|
init_early_memctl_regs();
|
|
#endif
|
|
|
|
arch_soc_init();
|
|
|
|
#if defined(CONFIG_DEEP_SLEEP)
|
|
if (is_warm_boot())
|
|
fsl_dp_disable_console();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
#ifdef CONFIG_NAND_BOOT
|
|
struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
u32 porsr1, pinctl;
|
|
|
|
/*
|
|
* There is LS1 SoC issue where NOR, FPGA are inaccessible during
|
|
* NAND boot because IFC signals > IFC_AD7 are not enabled.
|
|
* This workaround changes RCW source to make all signals enabled.
|
|
*/
|
|
porsr1 = in_be32(&gur->porsr1);
|
|
pinctl = ((porsr1 & ~(DCFG_CCSR_PORSR1_RCW_MASK)) |
|
|
DCFG_CCSR_PORSR1_RCW_SRC_I2C);
|
|
out_be32((unsigned int *)(CONFIG_SYS_DCSR_DCFG_ADDR + DCFG_DCSR_PORCR1),
|
|
pinctl);
|
|
#endif
|
|
|
|
/* Clear the BSS */
|
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
|
|
#ifdef CONFIG_FSL_IFC
|
|
init_early_memctl_regs();
|
|
#endif
|
|
|
|
get_clocks();
|
|
|
|
#if defined(CONFIG_DEEP_SLEEP)
|
|
if (is_warm_boot())
|
|
fsl_dp_disable_console();
|
|
#endif
|
|
|
|
preloader_console_init();
|
|
|
|
#ifdef CONFIG_SPL_I2C_SUPPORT
|
|
i2c_init_all();
|
|
#endif
|
|
|
|
timer_init();
|
|
dram_init();
|
|
|
|
/* Allow OCRAM access permission as R/W */
|
|
#ifdef CONFIG_LAYERSCAPE_NS_ACCESS
|
|
enable_layerscape_ns_access();
|
|
#endif
|
|
|
|
board_init_r(NULL, 0);
|
|
}
|
|
#endif
|
|
|
|
void config_etseccm_source(int etsec_gtx_125_mux)
|
|
{
|
|
struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR;
|
|
|
|
switch (etsec_gtx_125_mux) {
|
|
case GE0_CLK125:
|
|
out_be32(&scfg->etsecmcr, SCFG_ETSECCMCR_GE0_CLK125);
|
|
debug("etseccm set to GE0_CLK125\n");
|
|
break;
|
|
|
|
case GE2_CLK125:
|
|
out_be32(&scfg->etsecmcr, SCFG_ETSECCMCR_GE2_CLK125);
|
|
debug("etseccm set to GE2_CLK125\n");
|
|
break;
|
|
|
|
case GE1_CLK125:
|
|
out_be32(&scfg->etsecmcr, SCFG_ETSECCMCR_GE1_CLK125);
|
|
debug("etseccm set to GE1_CLK125\n");
|
|
break;
|
|
|
|
default:
|
|
printf("Error! trying to set etseccm to invalid value\n");
|
|
break;
|
|
}
|
|
}
|
|
|
|
int config_board_mux(int ctrl_type)
|
|
{
|
|
u8 reg12, reg14;
|
|
|
|
reg12 = QIXIS_READ(brdcfg[12]);
|
|
reg14 = QIXIS_READ(brdcfg[14]);
|
|
|
|
switch (ctrl_type) {
|
|
case MUX_TYPE_CAN:
|
|
config_etseccm_source(GE2_CLK125);
|
|
reg14 = SET_EC_MUX_SEL(reg14, PIN_MUX_SEL_CAN);
|
|
break;
|
|
case MUX_TYPE_IIC2:
|
|
reg14 = SET_SDHC_MUX_SEL(reg14, PIN_MUX_SEL_IIC2);
|
|
break;
|
|
case MUX_TYPE_RGMII:
|
|
reg14 = SET_EC_MUX_SEL(reg14, PIN_MUX_SEL_RGMII);
|
|
break;
|
|
case MUX_TYPE_SAI:
|
|
config_etseccm_source(GE2_CLK125);
|
|
reg14 = SET_EC_MUX_SEL(reg14, PIN_MUX_SEL_SAI);
|
|
break;
|
|
case MUX_TYPE_SDHC:
|
|
reg14 = SET_SDHC_MUX_SEL(reg14, PIN_MUX_SEL_SDHC);
|
|
break;
|
|
case MUX_TYPE_SD_PCI4:
|
|
reg12 = 0x38;
|
|
break;
|
|
case MUX_TYPE_SD_PC_SA_SG_SG:
|
|
reg12 = 0x01;
|
|
break;
|
|
case MUX_TYPE_SD_PC_SA_PC_SG:
|
|
reg12 = 0x01;
|
|
break;
|
|
case MUX_TYPE_SD_PC_SG_SG:
|
|
reg12 = 0x21;
|
|
break;
|
|
default:
|
|
printf("Wrong mux interface type\n");
|
|
return -1;
|
|
}
|
|
|
|
QIXIS_WRITE(brdcfg[12], reg12);
|
|
QIXIS_WRITE(brdcfg[14], reg14);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int config_serdes_mux(void)
|
|
{
|
|
struct ccsr_gur *gur = (struct ccsr_gur *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
u32 cfg;
|
|
|
|
cfg = in_be32(&gur->rcwsr[4]) & RCWSR4_SRDS1_PRTCL_MASK;
|
|
cfg >>= RCWSR4_SRDS1_PRTCL_SHIFT;
|
|
|
|
switch (cfg) {
|
|
case 0x0:
|
|
config_board_mux(MUX_TYPE_SD_PCI4);
|
|
break;
|
|
case 0x30:
|
|
config_board_mux(MUX_TYPE_SD_PC_SA_SG_SG);
|
|
break;
|
|
case 0x60:
|
|
config_board_mux(MUX_TYPE_SD_PC_SG_SG);
|
|
break;
|
|
case 0x70:
|
|
config_board_mux(MUX_TYPE_SD_PC_SA_PC_SG);
|
|
break;
|
|
default:
|
|
printf("SRDS1 prtcl:0x%x\n", cfg);
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_BOARD_LATE_INIT
|
|
int board_late_init(void)
|
|
{
|
|
#ifdef CONFIG_CHAIN_OF_TRUST
|
|
fsl_setenv_chain_of_trust();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int misc_init_r(void)
|
|
{
|
|
int conflict_flag;
|
|
|
|
/* some signals can not enable simultaneous*/
|
|
conflict_flag = 0;
|
|
if (hwconfig("sdhc"))
|
|
conflict_flag++;
|
|
if (hwconfig("iic2"))
|
|
conflict_flag++;
|
|
if (conflict_flag > 1) {
|
|
printf("WARNING: pin conflict !\n");
|
|
return 0;
|
|
}
|
|
|
|
conflict_flag = 0;
|
|
if (hwconfig("rgmii"))
|
|
conflict_flag++;
|
|
if (hwconfig("can"))
|
|
conflict_flag++;
|
|
if (hwconfig("sai"))
|
|
conflict_flag++;
|
|
if (conflict_flag > 1) {
|
|
printf("WARNING: pin conflict !\n");
|
|
return 0;
|
|
}
|
|
|
|
if (hwconfig("can"))
|
|
config_board_mux(MUX_TYPE_CAN);
|
|
else if (hwconfig("rgmii"))
|
|
config_board_mux(MUX_TYPE_RGMII);
|
|
else if (hwconfig("sai"))
|
|
config_board_mux(MUX_TYPE_SAI);
|
|
|
|
if (hwconfig("iic2"))
|
|
config_board_mux(MUX_TYPE_IIC2);
|
|
else if (hwconfig("sdhc"))
|
|
config_board_mux(MUX_TYPE_SDHC);
|
|
|
|
#ifdef CONFIG_FSL_DEVICE_DISABLE
|
|
device_disable(devdis_tbl, ARRAY_SIZE(devdis_tbl));
|
|
#endif
|
|
#ifdef CONFIG_FSL_CAAM
|
|
return sec_init();
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A010315
|
|
erratum_a010315();
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A009942
|
|
erratum_a009942_check_cpo();
|
|
#endif
|
|
|
|
select_i2c_ch_pca9547(I2C_MUX_CH_DEFAULT, 0);
|
|
|
|
#ifndef CONFIG_SYS_FSL_NO_SERDES
|
|
fsl_serdes_init();
|
|
config_serdes_mux();
|
|
#endif
|
|
|
|
ls102xa_smmu_stream_id_init();
|
|
|
|
#ifdef CONFIG_U_QE
|
|
u_qe_init();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
#if defined(CONFIG_DEEP_SLEEP)
|
|
void board_sleep_prepare(void)
|
|
{
|
|
#ifdef CONFIG_LAYERSCAPE_NS_ACCESS
|
|
enable_layerscape_ns_access();
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
int ft_board_setup(void *blob, struct bd_info *bd)
|
|
{
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
#ifdef CONFIG_PCI
|
|
ft_pci_setup(blob, bd);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
u8 flash_read8(void *addr)
|
|
{
|
|
return __raw_readb(addr + 1);
|
|
}
|
|
|
|
void flash_write16(u16 val, void *addr)
|
|
{
|
|
u16 shftval = (((val >> 8) & 0xff) | ((val << 8) & 0xff00));
|
|
|
|
__raw_writew(shftval, addr);
|
|
}
|
|
|
|
u16 flash_read16(void *addr)
|
|
{
|
|
u16 val = __raw_readw(addr);
|
|
|
|
return (((val) >> 8) & 0x00ff) | (((val) << 8) & 0xff00);
|
|
}
|