mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
88b697fb37
Not all "periph" clocks are children of the AHB clock, some have the AXI
clock as their parent & the mtimer clock is derived from the external
reference clock directly. Stop assuming the AHB clock to be the parent
of all "periph" clocks and define their correct parents instead.
Fixes: 2f27c9219e ("clk: Add Microchip PolarFire SoC clock driver")
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Reviewed-by: Padmarao Begari <padmarao.begari@microchip.com>
Tested-by: Padmarao Begari <padmarao.begari@microchip.com>
48 lines
1.6 KiB
C
48 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2020 Microchip Technology Inc.
|
|
* Padmarao Begari <padmarao.begari@microchip.com>
|
|
*/
|
|
#ifndef __MICROCHIP_MPFS_CLK_H
|
|
#define __MICROCHIP_MPFS_CLK_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
/**
|
|
* mpfs_clk_register_cfgs() - register configuration clocks
|
|
*
|
|
* @base: base address of the mpfs system register.
|
|
* @parent: a pointer to parent clock.
|
|
* Return: zero on success, or a negative error code.
|
|
*/
|
|
int mpfs_clk_register_cfgs(void __iomem *base, struct clk *parent);
|
|
/**
|
|
* mpfs_clk_register_msspll() - register the mss pll
|
|
*
|
|
* @base: base address of the mpfs system register.
|
|
* @parent: a pointer to parent clock.
|
|
* Return: zero on success, or a negative error code.
|
|
*/
|
|
int mpfs_clk_register_msspll(void __iomem *base, struct clk *parent);
|
|
/**
|
|
* mpfs_clk_register_periphs() - register peripheral clocks
|
|
*
|
|
* @base: base address of the mpfs system register.
|
|
* @dev: udevice representing the clock controller.
|
|
* Return: zero on success, or a negative error code.
|
|
*/
|
|
int mpfs_clk_register_periphs(void __iomem *base, struct udevice *dev);
|
|
/**
|
|
* divider_get_val() - get the clock divider value
|
|
*
|
|
* @rate: requested clock rate.
|
|
* @parent_rate: parent clock rate.
|
|
* @table: a pointer to clock divider table.
|
|
* @width: width of the divider bit field.
|
|
* @flags: common clock framework flags.
|
|
* Return: divider value on success, or a negative error code.
|
|
*/
|
|
int divider_get_val(unsigned long rate, unsigned long parent_rate,
|
|
const struct clk_div_table *table,
|
|
u8 width, unsigned long flags);
|
|
|
|
#endif /* __MICROCHIP_MPFS_CLK_H */
|