mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-13 14:53:06 +00:00
167efc2c7a
Sync rk3399 dts(i) files from v5.7-rc1 linux-next. Reason: To get updated PCIe nodes and properties on respective dts(i) files. Summary: - sync won't include new board dts(i) - sync will add required files used on respective dts(i) - rk3399-puma-u-boot.dtsi spiflash label changed to norflash - move puma.dtsi bios_enable into rk3399-puma-u-boot.dtsi - move legacy max-frequency of sdhci into rk3399-u-boot.dtsi - update cross-ec-[keyboard|sbs].dtsi path as per U-Boot - keep roc-rk3399-pc dc_12v changes to -u-boot.dtsi Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
180 lines
3.1 KiB
Text
180 lines
3.1 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2018 Linaro Ltd.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "rk3399-rock960.dtsi"
|
|
|
|
/ {
|
|
model = "96boards Rock960";
|
|
compatible = "vamrs,rock960", "rockchip,rk3399";
|
|
|
|
chosen {
|
|
stdout-path = "serial2:1500000n8";
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&user_led1>, <&user_led2>, <&user_led3>,
|
|
<&user_led4>, <&wlan_led>, <&bt_led>;
|
|
|
|
user_led1 {
|
|
label = "green:user1";
|
|
gpios = <&gpio4 RK_PC2 0>;
|
|
linux,default-trigger = "heartbeat";
|
|
};
|
|
|
|
user_led2 {
|
|
label = "green:user2";
|
|
gpios = <&gpio4 RK_PC6 0>;
|
|
linux,default-trigger = "mmc0";
|
|
};
|
|
|
|
user_led3 {
|
|
label = "green:user3";
|
|
gpios = <&gpio4 RK_PD0 0>;
|
|
linux,default-trigger = "mmc1";
|
|
};
|
|
|
|
user_led4 {
|
|
label = "green:user4";
|
|
gpios = <&gpio4 RK_PD4 0>;
|
|
panic-indicator;
|
|
linux,default-trigger = "none";
|
|
};
|
|
|
|
wlan_active_led {
|
|
label = "yellow:wlan";
|
|
gpios = <&gpio4 RK_PD5 0>;
|
|
linux,default-trigger = "phy0tx";
|
|
default-state = "off";
|
|
};
|
|
|
|
bt_active_led {
|
|
label = "blue:bt";
|
|
gpios = <&gpio4 RK_PD6 0>;
|
|
linux,default-trigger = "hci0-power";
|
|
default-state = "off";
|
|
};
|
|
};
|
|
|
|
};
|
|
|
|
&pcie0 {
|
|
ep-gpios = <&gpio2 RK_PA2 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
&pinctrl {
|
|
leds {
|
|
user_led1: user_led1 {
|
|
rockchip,pins =
|
|
<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
|
|
user_led2: user_led2 {
|
|
rockchip,pins =
|
|
<4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
|
|
user_led3: user_led3 {
|
|
rockchip,pins =
|
|
<4 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
|
|
user_led4: user_led4 {
|
|
rockchip,pins =
|
|
<4 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
|
|
wlan_led: wlan_led {
|
|
rockchip,pins =
|
|
<4 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
|
|
bt_led: bt_led {
|
|
rockchip,pins =
|
|
<4 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
|
|
pcie {
|
|
pcie_drv: pcie-drv {
|
|
rockchip,pins =
|
|
<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
|
|
usb2 {
|
|
host_vbus_drv: host-vbus-drv {
|
|
rockchip,pins =
|
|
<4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
/* On Low speed expansion (LS-SPI0) */
|
|
status = "okay";
|
|
};
|
|
|
|
&spi4 {
|
|
/* On High speed expansion (HS-SPI1) */
|
|
status = "okay";
|
|
};
|
|
|
|
&thermal_zones {
|
|
cpu_thermal: cpu {
|
|
polling-delay-passive = <100>;
|
|
polling-delay = <1000>;
|
|
thermal-sensors = <&tsadc 0>;
|
|
sustainable-power = <1550>;
|
|
|
|
trips {
|
|
cpu_alert0: cpu_alert0 {
|
|
temperature = <65000>;
|
|
hysteresis = <2000>;
|
|
type = "passive";
|
|
};
|
|
|
|
cpu_alert1: cpu_alert1 {
|
|
temperature = <75000>;
|
|
hysteresis = <2000>;
|
|
type = "passive";
|
|
};
|
|
|
|
cpu_crit: cpu_crit {
|
|
temperature = <95000>;
|
|
hysteresis = <2000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map0 {
|
|
|
|
trip = <&cpu_alert1>;
|
|
cooling-device =
|
|
<&cpu_b0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
<&cpu_b1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&usbdrd_dwc3_0 {
|
|
dr_mode = "otg";
|
|
};
|
|
|
|
&usbdrd_dwc3_1 {
|
|
dr_mode = "host";
|
|
};
|
|
|
|
&vcc3v3_pcie {
|
|
gpio = <&gpio2 5 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
&vcc5v0_host {
|
|
gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
|
|
};
|