mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-03-02 22:37:22 +00:00
a94c9c809b
The PLL_PERIPH0 clock changed a bit in the D1/R528/T113s SoCs: there is new P0 divider at bits [18:16], and the M divider is 1. Add code to support this version of "PLL6". Signed-off-by: Andre Przywara <andre.przywara@arm.com> |
||
|---|---|---|
| .. | ||
| asm | ||
| debug | ||